English
Dolphin Integration announces an ultra High Density library in shrunk processes.
Meylan, France --April 07, 2008 - Cost reduction in mature technological processes requires that IP providers take divergent paths: high density with the main set of design rules is a must, but support also of shrinkable rules is required.
Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.
For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.
For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
|
||||||
Dolphin Semiconductor Hot IP
Related News
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
- Dolphin Integration introduces an ultra High Density Library decreasing the 130 nm logic area up to 30%
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |