32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Altera Broadens Markets for Arria GX Family
Increases Transceiver Performance, Expands Protocol Support and Reduces Power
San Jose, Calif., April 7, 2008—Altera Corporation today announced its ArriaTM GX FPGA family now offers support for transceiver speeds up to 3.125 Gbps, additional serial protocols and reduced static power. Based on the proven Stratix® II GX technology, Arria GX FPGAs are designed to deliver robust signal integrity at a low price for higher volume applications. The increased transceiver speeds, expanded protocol support and reduced static power enables the Arria GX family to deliver greater value in communications, broadcast, computer, storage and industrial markets.
The Arria GX family includes increased performance and function of the transceivers to drive serial interfaces at speeds from 600 Mbps up to 3.125 Gbps and a reduction in static power of up to 20 percent. In addition, Arria GX FPGAs provide support for more protocols, including XAUI, SDI, CPRI, OBSAI and SerialLite II, along with the ability to develop proprietary, serial-based IP using its Basic mode. The Arria GX family continues to support PCI Express (PCIe), Gigabit Ethernet (GbE) and Serial RapidIO® (SRIO) protocols. The upgraded device also includes performance-enhancing features such as channel equalization. Arria GX FPGAs utilize flip-chip packaging technology that provides superior signal integrity compared to wire-bond packages.
“We’ve expanded our initial Arria GX product offering to address an increasing number of applications requiring additional transceiver performance,” said Luanne Schirrmeister, director of marketing, low-cost products at Altera Corporation. “We’ve enhanced an award-winning FPGA family by expanding the serial protocol support to focus on higher volume applications.”
The Arria GX family is comprised of five devices ranging in density from 21K to 90K LEs, up to 4.5 Mbits of embedded memory and up to 176 multipliers. The family is built on Taiwan Semiconductor Manufacturing Company’s (TSMC’s) established 90-nm process.
Comprehensive Software and IP Support
Arria GX FPGAs utilize the industry-leading Quartus® II design software to accelerate compile times, helping users expedite time to market. With outstanding software tools, verified intellectual property (IP) cores, complete characterization reports, reference designs, and excellent support, customers can begin designing immediately with Arria GX devices.
An advanced version of the Arria GX datasheet can be downloaded at http://www.altera.com/literature/hb/agx/agx_5v1_01_advanced_copy.pdf. Quartus II software version 7.2 is available at www.altera.com/download. An upgraded version of Quartus II software will be available soon; designers can complete their Arria GX design using Quartus II v7.2 software, and then port the design to new software version.
Pricing and Availability
Pricing for the upgraded Arria GX devices will remain the same as the initial version, US$50 for the EP1AGX50CF484C6 device in 25K unit volume. All Arria GX devices are shipping and available. The Arria GX Development Kit is available for ordering through the Altera® online store at http://www.altera.com/products/devkits/altera/kit-arriagx.html.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Ships Lowest Power FPGAs with 6.375-Gbps Transceivers
- Altera Transitions its 40-nm Arria II GX FPGAs to Production
- Altera's 40-nm Arria II GX FPGAs Achieve PCI-SIG Compliance for PCIe Express 2.0 Specification
- Altera Speeds Development of High-Performance 3-Gbps Applications With Arria II GX Development Kit
- Altera Ships Arria II GX FPGAs: High-Performance, Low-Cost Transceiver FPGAs for 3-Gbps Applications
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |