EDA executive warns of piling up complexities in SoC designs
![]() |
EDA executive warns of piling up complexities in SoC designs
By Jack Robertson, Semiconductor Business News
March 8, 2000 (12:09 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000308S0015
PHOENIX -- Just when chip designers are learning to cope with first-generation system-on-chip (SoC) complexities, the Summit Conference of Semico Research Inc. this week was told that many of these solutions will no longer work. Walden Rhines, president and CEO of Mentor Graphics Corp. in Wilsonville, Ore., said that right now chip designers worry about "how fast can transistors switch in a circuit." The new paradigm, he added, is "how fast can the the signal be transmitted from one transistor to another on the chip." He also warned that with each die shrink, the coupling of interconnects with possible interference and noise effects "becomes a paramount concern. Designers have to crank in new tools every time they go down to smaller design rules." He asserted that die shrinks may involve new lithography techniques, such as optical proximity correction (POC) or phase-shift masks. "Existing chip designs will have to be recycled to accommodate the new optical techniques. And each recycling is a chance to screw up an existing chip design," he warned. Rhines also said that chip makers who traditionally use only one design language now must find ways to deal with different cores on a chip developed with different languages. "Increasingly designers are integrating cores developed with VHDL with cores using Verilog." The design-tool executive also said various design teams in the development of a chip "must work more closely together from the very start." He warned that often engineers transforming the design to a gate-level description pass on open issues to engineers in the next transformation step to the physical description. However, he said, at the physical layout, all the earlier design problems have mounted up so a complex circuit "frequently just can't be done."
Related News
- Legend and Circuit Semantics Invite EDA Community to Demos at DATE That Show How to Improve Timing and Characterization of SoC Designs
- New ARCangel development board supports up to 2.5 million system gates for soft processor-based SoC designs
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Defacto Technologies Automates Front-End SoC Integration for Large RISC-V Designs
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |