GDA Announces the Availability of PCI Express Single Root IOV (GPEX-SRIOV) IP
"GPEX-SRIOV is another key milestone accomplishment in our continuing PCI Express roadmap. This reiterates our leadership and commitment to the PCI express and serial interconnect technologies,” said Ravi Thummarukudy, VP and General Manager of IC and IP division at GDA. "GDA’s exhaustive verification methodology and interoperability testing with leading PHY IP minimizes risk and reduces time to market for our customers, strengthening their efforts to design high performance SR-IOV based products."
GPEX-SRIOV is part of GDA's PCI Express (GPEX) family of PCI Express IP solutions that has been in production for over 4 years. The IP has the distinction of carrying the maximum number of entries on the PCI Express integrators list, demonstrating compliance with PCISIG testing and universal interoperability with Industry standard PCI Express solutions. The PCI Express SRIOV version is compatible with the earlier version of the GPEX IP, allowing smooth transition of existing designs to SRIOV. GDA also offers customization and integration design services for all the IP.
The GPEX-SRIOV flexible backend architecture allows for easy integration into wide range of applications. The IP is feature rich, highly flexible, scalable, configurable, and features a friendly design. It supports wide range of data widths (32, 64,128) and configurable lanes (x1, x2, x4, x8 and x16), and is independent of application logic, PHY designs, implementation tools, and target technology. The IP is genuinely an exhaustively verified solution which has been fully tested against design specific and protocol compliance checklist.
In fact, the GPEX-SRIOV IP is compliant with Single Root I/O Virtualization and Sharing Specification Revision 1.0, Address Translation Services Revision 1.0 and supports Alternative Routing-ID Interpretation (ARI) Specification. GPEX-SRIOV IP is available in Gen1 as well as Gen2 configurations.
GDA's comprehensive directed and random tests ensure very high coverage as well. The IP is verified with leading PCI Express verification IP’s, and the verification environment can be configured to run with all the major simulators. The reusable block level verification environment and the formal verification methodology enhance the quality of the verification process and add more confidence to the design verification. The GPEX-SRIOV IP leverages GDA’s years of experience in creating reusable IP such as Ethernet MAC (10/100/1G and 10G), Rapid IO (both serial and parallel), SPI4.2, and Hypertransport.
About GDA Technologies:
GDA Technologies is a leading Electronic Design Services (EDS) and Silicon Intellectual Property (SIP) solution provider for the Embedded, Networking, and Consumer Electronics Market. GDA is part of the L&T Infotech Product Engineering Services (PES) offerings, which aims to provide end-to-end product design capability to its customers. GDA is headquartered in San Jose, CA, with satellite design centers in Boston, Sacramento, Chennai, Kochi, and Bangalore.
GDA has developed many high performance IP cores for computer and networking interfaces including HyperTransport, 10 Gigabit Ethernet MAC, and SPI4.2. Additionally, GDA designs systems, boards, SoCs, ASICs, and FPGA's from concept to product levels. The company has successfully developed IPs and products in the areas of high-speed handheld embedded solutions, digital video applications, Internet appliances, voice and data networking applications, and non-form factor PC architectures. For more information, visit http://www.gdatech.com/IP.shtml.
|
GDA Technologies Hot IP
Related News
- GDA Technologies announces availability of PowerQUICCIIITM MPC8548E - based AdvancedMC high-performance "Data Cruncher" PCI-Express Card equipped with Quad - Gigabit Ethernet ports
- GDA announces the availability of PCI Express Gen 2 Controller (GPEX-2) IP
- Mobiveil, Inc. today announced availability of its PCI Express 5 controller IP
- Cadence Announces Availability of Industry's First PCI Express 5.0 Verification IP
- Toshiba Announces Immediate IP Subsystem Availability of PCI Express and DDR3 for Custom LSI Platforms
Breaking News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
E-mail This Article | Printer-Friendly Page |