Accelerating development and lowering risk
April 15, 2008 -- edadesignline.com
The central message of this panel was that the industry must grow from being centered on IP blocks to offer and use IP subsystems. Bill Martin, who chaired the panel stated that the intention should be to remove many of the integration issues design teams struggle with in the effort to meet market introduction deadlines. Mr. Martin observed that in too many cases, engineers want to modify third party IP. But doing this results in destroying the value built into the IP. So tinkering not only raises many verification and support problems, but lowers the value of the IP, resulting in significant inefficiency and thus much higher costs.
Peter Hirt, of ST Microelectronics gave an example of a set top box that has 100 Million transistors, targets the 65 nm process node and is scheduled to be fabricated at 55 nm with optical shrink technology. The connectivity subsystems inside the chip have presented a particular challenge involving connecting third party IP blocks with logic developed in-house.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- eVaderis collaborates with Mentor on accelerating eMRAM IPs and Compilers development
- Spectral Edge appoints new CTO, accelerating development of smartphone imaging technology
- EnSilica launches the eSi-ZM1 System-on-Module for faster, lower risk and smarter embedded systems development
- Linaro gains momentum and demonstrates progress accelerating open source development
- Cadence Debuts Verification Computing Platform, Accelerating Time and Improving Quality of System Development
Breaking News
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Silvaco Acquires Physical Verification Solution Provider POLYTEDA CLOUD LLC
- Arasan announces its Total eMMC IP solution for TSMC 22nm process
- MediaTek Launches 6nm Dimensity 1200 Flagship 5G SoC with Unrivaled AI and Multimedia for Powerful 5G Experiences
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
Most Popular
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- SEGGER introduces new Open Flashloader for direct programming of any RISC-V system
- Arasan Announces the Immediate Availability of its 2nd Generation MIPI D-PHY v1.1 IP for TSMC 22nm Process Technology