Digital Core Design announces D6802 8-bit Microprocessor Core
D6802 is delivered with fully automated testbench and complete set of tests allowing easy package validation at each stage of SoC design flow. Customer can select VHDL, VERILOG HDL Source code, and FPGA Netlists depending on what is preferred. Core is licensed under Single Design or Unlimited Designs options. For further details please contact DCD.
For more information please see DCD web site.
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs as: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
|
Digital Core Design Hot IP
Related News
- Digital Core Design Announces Availability of DZ80, a 8-bit Microprocessor IP Core
- PT13: A compact 8-bit microprocessor IP core for just $1000
- 100 million instructions for (good old?) M68HC08
- Digital Core Design introduces the world's most powerful tiny 8-bit CPU
- Digital Core Design introduces the newest version of the Motorola's 68000 16/32-bit microprocessor with Linux, MAC & debugger
Breaking News
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- Powerful FPGA Design Creation and Simulation IDE Adds VHDL-2019 Support & OSVVM Enhancements
- Sondrel Selects Synopsys Fusion Design and Verification Platforms to Displace Legacy Design Tools
- Dual Mode Bluetooth v5.2 SW Link Layer, Protocol Stack SW, Profiles licensed for ultra-low power 22nm True Wireless (TWS) Earbuds SoC
- Renesas Launches New General-Purpose 64-Bit RZ/G2L Group of MPUs with Latest Arm Cortex-A55 for Improved AI Processing
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- TSMC Boosts Capital Expenditure Budget on Strong Outlook
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Andes Technology and Rafael Microelectronics Announce a Strategic Partnership to Provide High Power Efficiency Wireless IP Solutions for IoT Devices
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |