CEVA Unveils High-Performance, Low Power Platforms for Wireless, Multimedia Applications
- Highly integrated configurable subsystem for rapid design of CEVA-X DSP based System-on-Chips
- Optimized for speed, power and die size requirements of next-generation communications and multimedia devices
These configurable, highly efficient hardware platforms reduce development effort, the risk of costly silicon re-spins and, ultimately, time-to-market for embedded processor applications. It uses industry standard system buses, offering designers the ability to add their own hardware blocks or connect the DSP to other systems present on chip, making integrating CEVA cores a very straightforward, efficient proposition. Both platforms support critical low power design requirements through CEVA's smart Power Management Unit (PMU) technology, which includes automatic sleep/wake of each resource and matrix separately according to transaction type, source, destination, initiator and duration.
"Our customers compete in some of the most dynamic and fastest moving markets and need every advantage possible to reduce time, risk and development complexity. These enhanced platforms build on our track record of expertise in wireless and multimedia, and provide an extremely effective way to leverage the capabilities of our family of DSP cores into complete systems," said Eran Briman, vice president, corporate marketing at CEVA. "More than 90% of our CEVA-X DSP core customers also license a complementary CEVA subsystem, illustrating the critical value-add that these platforms bring to developing complex processor-based solutions."
The two platforms which have evolved through numerous customer engagements in targeted application areas feature architecture enhancements that can significantly lower die size and power consumption, without compromising on performance. They are geared for the most complex and highly integrated SoCs, and feature a complete AHB matrix, DMA, TDM ports, power management, external master and slave ports, complete lineup of DSP-oriented peripherals and interface to L2 memories.
Compared to previous generation platforms from CEVA, the new platforms offers designers the following advantages:
- 10% higher speed
- 20% smaller die size
- 20% lower leakage power and 10% lower dynamic power
- 50% fewer clock-tree cells, ensuring higher production yield
- 5% decrease in MHz requirements for video codecs such as H.264
The CEVA XS1100A platform is optimized for wireless baseband and general purpose DSP solutions and tightly couples the CPU and DSP, which is required for real time baseband processing. It includes the following main features:
- Smart Power Management Unit (PMU) for dynamic control of power consumption
- Complete set of hardware peripherals extendible through an APB bridge
- Host controller connectivity through AHB compliant bridges
- Two-level memory architecture enabling shared memory between CEVA DSP and ARM cores, reducing system complexity, die size and power consumption
- Code replacement unit enabling on-the-fly firmware program bypasses
- A 16-channel advanced DMA with 3D transfer capabilities, allowing the DSP to handle most of the data traffic autonomously
- An interface to third-party accelerators that can be used for DSP-intensive applications
- Up to 4 TDM ports for use as the interface to audio and voice data
Headquartered in San Jose, Calif., CEVA is a leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores for mobile handsets, consumer electronics and storage applications. CEVA's IP portfolio includes comprehensive solutions for multimedia, audio, voice over packet (VoP), Bluetooth and Serial ATA (SATA), and a wide range of programmable DSP cores and subsystems with different price/performance metrics serving multiple markets. In 2007, CEVA's IP was shipped in over 225 million devices. For more information, visit http://www.ceva-dsp.com/
|
Ceva, Inc. Hot IP
Related News
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
- Ceva Introduces its Next Generation Low Power Ultra-Wideband IP for FiRa 2.0 to Provide Highly Accurate and Reliable Wireless Ranging Capabilities for Consumer and Industrial IoT Applications
- CEVA's High-Performance DSP Solution to Power Renesas' Next-Generation Automotive SoC
- Nordic Semiconductor unveils world's first dual Arm Cortex-M33 processor wireless SoC for the most demanding low power IoT applications
- Tempow and CEVA Partner to Deliver Low Power, Low Latency True Wireless Stereo Technology for Bluetooth Earbuds
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |