Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Rambus Announces IBM to License Multi-protocol Serdes
Single Low-Power SerDes IP Cell Supports Wide Range of Protocols Spanning 1.25-6.4Gbps
Los Altos, California, United States - April 22, 2008 -- Rambus Inc. (NASDAQ: RMBS), one of the world's premier technology licensing companies specializing in high-speed memory architectures, today announced that IBM has licensed Rambus' multi-protocol SerDes (Serial/Deserializer) cell designed for advanced networking, server and general ASIC applications. This sophisticated multi-protocol SerDes cell provides IBM with a high-performance and low-power solution for implementation on its 45nm silicon-on-insulator (SOI) technology.
"The SerDes requirements for ASICs and servers are increasingly demanding and cover many protocols," said Steve Longoria, vice president for Semiconductor Solutions, IBM. "Rambus' multi-protocol SerDes solution gives us a flexible, single IP solution that simplifies the design process without compromising performance, power or silicon die area."
The Rambus multi-protocol SerDes is a single IP cell leveraging a scalable architecture that offers data rates of 1.25 Gbps to 6.4 Gbps. It features an advanced Rambus phase-locked loop (PLL) architecture, which achieves low jitter over a wide variety of operating data rates and enables best-in-class performance in a small silicon die area.
"Our customers are faced with design challenges that call for both high performance and low power in order to meet their application requirements," said Sharon Holt, senior vice president of Worldwide Sales, Licensing and Marketing at Rambus. "IBM is renowned for its advanced technology, and we are pleased to provide our innovative multi-protocol SerDes for its ASIC library and product offerings."
The Rambus SerDes solution also incorporates the Rambus LabStation™ characterization environment, enabling thorough qualification, advanced testability features, and improved time-to-market.
For more information on Rambus' multi-protocol SerDes solution please visit http://www.rambus.com.
About Rambus Inc.
Rambus is one of the world's premier technology licensing companies specializing in the invention and design of high-speed memory architectures. Since its founding in 1990, the Company's patented innovations, breakthrough technologies and renowned integration expertise have helped industry-leading chip and system companies bring superior products to market. Rambus' technology and products solve customers' most complex chip and system-level interface challenges enabling unprecedented performance in computing, communications and consumer electronics applications. Rambus licenses both its world-class patent portfolio as well as its family of leadership and industry-standard interface products. Headquartered in Los Altos, California, Rambus has regional offices in North Carolina, India, Germany, Japan, Korea and Taiwan. Additional information is available at www.rambus.com.
|
Related News
- Toshiba Adds Multi-Protocol High-Speed SERDES I/O Core Family That Meets High Speed Requirements of Storage, Networking, Consumer and Gaming Markets
- Prism Announces Mindspeed Technologies to License Interconnect IP
- Modelware Announces PluriBus™ iUniversal Bus Interface Core for Multi-rate, Multi-protocol Applications
- Xilinx Virtex-II Platform FPGAs Validate World's First 10 Gb/s Multi-Protocol Module From Network Elements
- Rambus and Phison Sign Patent License
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |