English
Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
Meylan, France. April 28, 2008 - Managing the power consumption of a SoC is an issue of growing concern in the submicron processes. Among the diverse design techniques progressively developed, the partitioning of a SoC into voltage islets is the ultimate solution.
The performance of of each islet of the SOC must be optimized differently for best effectiveness: for lowest dynamic power or for lowest leakage, with or without retention registers, etc. Dolphin Integration's low power and low voltage library SESAME uVSvHS enables operating as low as 0.9 V in 0.18 µm and is available in TSMC G, TSMC ULL and IBM process. Its association with an inductorless switching converter enabling a variety of voltage ranges can be embedded for better cost efficiency than with an external Power Management Unit.
About Dolphin Integration’s SESAME library
SESAME is a grouping of specialized and well-structured “library stems”: all such library stems are ultimately optimized for one prime criterion, e.g. Low Power Consumption (LC), High Density (HD), Low Leakage (LL), while simultaneously offering a good performance on a second criterion. SESAME is classified as a “Reduced Cell Stem Library” (RCSL): each library stem of SESAME results from a handcrafted work of art, cell by cell. Indeed, each cell is carefully optimized at both electrical and layout levels to provide the highest performance on the chosen optimization criterion of the stem.
More information on SESAME at:
http://www.dolphin.fr/flip/sesame/sesame_overview.html
The performance of of each islet of the SOC must be optimized differently for best effectiveness: for lowest dynamic power or for lowest leakage, with or without retention registers, etc. Dolphin Integration's low power and low voltage library SESAME uVSvHS enables operating as low as 0.9 V in 0.18 µm and is available in TSMC G, TSMC ULL and IBM process. Its association with an inductorless switching converter enabling a variety of voltage ranges can be embedded for better cost efficiency than with an external Power Management Unit.
About Dolphin Integration’s SESAME library
SESAME is a grouping of specialized and well-structured “library stems”: all such library stems are ultimately optimized for one prime criterion, e.g. Low Power Consumption (LC), High Density (HD), Low Leakage (LL), while simultaneously offering a good performance on a second criterion. SESAME is classified as a “Reduced Cell Stem Library” (RCSL): each library stem of SESAME results from a handcrafted work of art, cell by cell. Indeed, each cell is carefully optimized at both electrical and layout levels to provide the highest performance on the chosen optimization criterion of the stem.
More information on SESAME at:
http://www.dolphin.fr/flip/sesame/sesame_overview.html
|
||||||
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- MagnaChip to Offer Cost Competitive Compact Standard Cell Library for Low Power Applications
- Dolphin Integration strengthens their portfolio of Standard Cell libraries with the DUAL innovation targeting Low Power designs
- Dolphin Integration launches their SESAME library for High Voltage and Low Leakage in 0.18 µm
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Breaking News
- Arm CCA will put confidential compute in the hands of every developer
- U.S. Blocks Chinese Deal for Magnachip
- StarFive Adopts Valtrix STING for Verification of Next-generation RISC-V Processors
- IAR Systems extends development tools performance capabilities for Andes RISC-V cores
- LeapMind Acquires Patents for Extremely Low Bit Quantization Technology
Most Popular
- Rebooting Imagination: A Heterogeneous Compute Strategy
- Socionext Licenses Flex Logix's Embedded FPGA (eFPGA) for 5G Wireless Base Station Platform
- Synopsys to Acquire Semiconductor and Flat Panel Display Solutions from BISTel
- SiFive Performance P550 Core Sets New Standard as Highest Performance RISC-V Processor IP
- Qualcomm, MediaTek Fill Vacuum HiSilicon Left in Smartphones
|
E-mail This Article | 
|
|
Printer-Friendly Page |