Arasan Chip Systems Announces PCI Express Gen2 End Point Solution
New flexible PCIe endpoint IP core makes integrating into SoC an easy thing
San Jose, California – April 29, 2008 – Arasan Chip Systems, Inc., “Arasan” a leader in Intellectual Property (IP) solutions – IP cores, Verification IP (VIP), Software Drivers and Stacks and Hardware Solutions, building upon its PCI solutions has delivered a PCI Express end point IP core supporting Gen 1.1a and Gen 2 of the PCIe specification. Arasan’s flexible IP solution addresses the rapidly expanding PCIe market with a solution that is easily customizable for any SoC development.
Arasan’s PCIe IP core is fully compliant with the PCI-SIG PCIe specification 2.0, increasing throughput to 5 GT/s, while maintaining backward compatibility with Gen 1 systems. Designed to the PIPE specification 1.87, it provides a reliable physical layer interface to industry standard PHYs. The host interface can be customized from a simple FIFO interface to an AHB/AXI master/slave interface for transparent bridging. This allows for the greatest flexibility in developing SoC designs.
Arasan’s highly configurable PCIe IP is architected to support x1, x2, x4 lane configurations, expandable to x8 or x16 with a 32/64 bit data path. Implementation of unique features such as by-pass, cut-through and store-and-forward modes achieve high throughput, low latency and high efficiency data transactions. Additional Arasan advantages include ECRC generation and checking, configurable payload sizes, and infinite credit configuration to boost flow control efficiency.
“As PCIe continues to expand into the embedded market, next-gen graphics, NICs, and storage applications, it is critical to provide customizable solutions that expedite FPGA and SoC design and development.” said Kevin Yee, Vice President of Marketing at Arasan. “The release of our PCIe IP shows our continued commitment to providing flexible and easy to use solutions in the growing market.”
The Arasan PCIe IP core provides ASIC and system designers with the most flexible and customizable solution to address the wide and varying requirements of PCI. The IP is hardware verified in a system as a PCIe to Gigabit Ethernet Bridge on a hardware development platform.
Pricing and Availability
The Arasan PCIe IP solution is available immediately for licensing.
About Arasan
Arasan Chip Systems Inc. , based in San Jose, CA, USA, is a world leading supplier of IP and the “Total IP Solution” ranging from Intellectual Property (IP), Verification IP (VIP), Hardware Development Kits, Validation Platforms, Software Drivers / Stacks, and Design Services. Arasan delivers technology-leading IP solutions like MIPI, SD / SDIO, USB, PCI, Ethernet, MMC, CE-ATA, CF+, NAND and more, to the global electronics market. Arasan’s goal is to enable designers to accelerate their development and simplify their production of complex system-on-chip (SoCs). Arasan provides a competitive advantage through a combination of domain expertise, silicon proven IP, hardware / software tools, and customized service… the “Total IP Solution”.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems PCI Express Gen2 Solution Named to PCI-SIG Integrators List
- Ingot Announces New PCI-Express End Point Solution
- JMicron relies upon nSys again for PCI Express Gen2 Verification IP
- Avery Design Delivers PCI Express Gen2 Verification IP and Compliance Test Suite
- Rambus Showcases Silicon Verified Demo Compliant with Gen2 Revision 0.5 Specification for PCI Express
Breaking News
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first "no-code" tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |