Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
Algotronix launches unique DesignTag system for detecting proprietary intellectual property within an operating chip
DesignTag consists of a small, low power, IP core which is added to the design to be protected and DesignTag reader software and data logging hardware which can sense the tag through the chip package. Each DesignTag IP core has a unique identification code which can be used to look up details of the protected product in a database. The DesignTag IP core is a purely digital circuit which works by creating minute temperature changes which are then detected using a low cost thermocouple placed in contact with the chip package. The DesignTag reader software accesses a database of tag information and based on this demodulates the spread spectrum thermal signal transmitted by the tag and determines which tag is inside the chip. It then provides design information corresponding to that tag. Customers can decide whether to make their tag information available in the public database so that all users of the DesignTag reader can detect their tags or whether to keep their tags private for internal use only.
The first application area to be addressed is identifying the bitstream configured into FPGA chips; future products will address identifying intellectual property cores within SoC chips and detecting ‘fake’ integrated circuits in the supply chain where the package markings do not correctly identify the chip within. FPGA users are a natural market for DesignTag since the ink markings on an FPGA chip identify the FPGA manufacturer and model, not the user design configured into it.
In a typical application the DesignTag will consume around 5mW when active and will only be enabled for around 15 minutes after the protected chip is powered on. The energy costs are therefore negligible in most cases. The tag also requires very low silicon resources – around 200 slices on a Xilinx Spartan 3. Introductory pricing to use the DesignTag IP core in one FPGA design is £100 ($200) and the DesignTag reader software is priced at £400 ($800). Products and pricing to use DesignTag on ASIC and ASSP chips will be announced at a later date. The FPGA products are available from Algotronix’ web store at www.design-tag.com . A data-logger such as the Pico Technology TC08 is also required to collect the temperature samples from the tagged chip.
DesignTag has the ability to transmit status codes under the control of the user’s design – for example if the user design detects a fault condition it could instruct DesignTag to transmit a different code than it would use during normal operation. This can be a useful way of communicating fault information for diagnostic purposes in an embedded system where there is no other fault reporting mechanism.
Tom Kean, Managing Director of Algotronix commented, “Unlike simple ink markings on the chip package DesignTag is accessible to FPGA designers, CAD companies and IP core vendors and is secured against falsification. In an environment where blatant copies of all types of electronic equipment from cellular phones to complex medical electronics are being offered tagging an FPGA bitstream before letting it out of the building is simple common sense.”
About Algotronix
Based in Edinburgh, Scotland Algotronix develops and licences a range of encryption and design security intellectual property to customers throughout the world.
See: www.algotronix.com
|
Algotronix Ltd. Hot IP
Related News
- Comsys Launches EGGware, a new baseband system IP (Intellectual Property) platform targeting the growing EDGE/GPRS/GSM market
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- Virage Logic Broadens Its Silicon Aware Intellectual Property (IP) Offering with New Release of the STAR(TM) Memory System
- Dongbu HiTek Adds ARM926EJ-S Processor to Intellectual Property Portfolio in Support of System-on-Chip Designs
- Silicon Image Agrees to License Advanced Digital TV System-on-a-Chip Intellectual Property From Sunplus
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |