Numetrics Adds New Executive to Team
“Jerry’s unique background as an engineer and program manager at LSI Logic and AMD and as a sales and marketing executive at Synopsys gives him a deep understanding of the risks that managers face in today’s high stakes game of starting new IC projects,” said Ron Collett. “We are excited to have such a well-respected industry veteran join us as the company continues to grow.”
Jerry Rau served in a variety of sales executive and product management roles at Synopsys, covering diverse regions including Asia and Europe, and products including EDA software applications, IP building blocks, professional services, as well as several internal startups. He joined Synopsys as product manager for v1.2 of the design paradigm shifting Design Compiler synthesis product and was part of the management team that took Synopsys public in 1992.
Prior to that, his product teams at LSI Logic created breakthrough ASIC and Embedded Array products which altered the electronics landscape during the late 1980’s by dramatically increasing density while reducing development time. He started his career with a process engineering role at Advanced Micro Devices where he focused on non-volatile EPROM and E2PROM memory technology. Jerry earned a MS Eng degree from Stanford University and a BS Eng degree from M.I.T.
About Numetrics Management Systems, Inc.
Numetrics provides a unique suite of software tools to semiconductor companies that enables unprecedented predictability of development schedules, reliably measures project schedule risk, and benchmarks development performance against the industry’s best-in-class. In use at six of the top ten semiconductor companies, this enterprise resource planning (ERP) tool leverages Numetrics’ patented IC design complexity calculation engine, which is calibrated with statistical data from more than 1,200 benchmarked chip projects compiled from nearly 40 semiconductor companies. The Numetrics’ NMX-ERP™ solution enables superior project schedule estimation, risk analysis, resource planning, execution pipeline analysis and benchmarking. The company is headquartered in Cupertino, CA.
|
Related News
- Codasip Welcomes Jerry Ardizzone to Executive Team as Vice President of Worldwide Sales
- Numetrics Taps Veteran Software Executive as VP Engineering
- Sonics adds engineering executive as demand for SMART Interconnects increases
- Dr. Jerry Lee joins IPCore Technologies as Chief Executive Officer
- Improv Adds Both Cirrus CEO and Former Philips Executive to Board
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |