Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Gleichmann Research announces a 2-FPGA-Board with free partitioning software
Based on the ALTERA® EP2S180 in a 1508 pin package, Gleichmann Research offers a 2- FPGA-module for the Hpe®_midi systems. Every FPGA has 180.000 logic elements (equivalent to 1.8 Mio. ASIC gates). There are ~700 interconnections between the FPGA’s, 64 LVDS pairs allow 1Gbit/s/pair high-speed data communication. A 24-layer PCB, impedance controlled, temperature depended fan control and a clock factory, which distribute 7 input clocks to different clock inputs of the FPGA’s – these are some of the features of our FPGA development systems. We have also implemented the ALTERA® USB-Blaster™ on the module.
Together with every FPGA-system we will deliver a set of software tools, which are easily accessible via a GUI, (Hpe®_desk). In addition to the clock factory the developer will receive a JTAG scanner and debugger. With this scriptable tool it’s possible to write any output and to read any input of the FPGA. In addition GE-Research offers to every customer, a cost-free, semi-automatic partitioning software. This allows the developer to move every entity from every level by dragging and dropping them into an FPGA. During this task the utilization and the interconnection will be checked. The partitioning tool is currently a beta-released version and works only with VHDL, but this will change within 2008. The tool needs only ALTERA Quartus®II, no additional expensive software will be required.
For more information go to: www.ge-research.com.
Gleichmann Electronics Research (Austria) Gmbh & Co KG
Gleichmann Electronics Research (Austria) GmbH & Co KG is a subsidiary company of Gleichmann & Co Electronics GmbH in Frankenthal (D). Founded in 2004 the company develops and manufactures development tools for FPGA’s (Field Programmable Gate Arrays) and offers services in connection with ASIC-development.
|
Related News
- Gidel FPGA boards used for next generation wireless communication research
- Faraday Launches SoReal! 2.0 Virtual Platform to Support Its FPGA Board for Early SoC Software Development
- Free Software Enables Development of IEEE 1149.1-2011 JTAG and IJTAG Based Infrastructure IP for FPGA and SoCs
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- BeagleBoard.org Makes FPGA and RISC-V Accessible with New BeagleV-Fire Single Board Computer at $150
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |