Noesis Technologies releases 10Gbps AWGN channel emulator IP
June 6, 2008 -- Noesis Technologies announced the immediate availability of its high speed AWGN Noise Generator IP core (ntAWGN-10G). The core is fully programmable, able to support throughput rates up to 10Gbps, rendering it an ideal solution for channel emulation of high data rate applications such as GPON, G.975 and others.
ntAWGN-10G is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
Please contact us at info@noesis-tech.com for further information.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise includes Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered. Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and low-power portable.
For more information, visit the Noesis website at www.noesis-tech.com
|
Noesis Technologies Hot IP
Related News
- Noesis Technologies releases AWGN channel emulator IP
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Rianta Releases 800G Optimized Single Channel Ethernet Controller IP Core
- Rianta Releases 400G/800G Optimized Single Channel PCS/FEC IP Core for Ethernet ASICs and SoCs
- Rianta Releases 200G/400G Single Channel MAC IP Core
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |