Dolphin Integration launches their SESAME library for High Voltage and Low Leakage in 0.18 µm
SESAME uHVuLL is the solution to these needs as it enables a leakage reduction by a ratio of 1000, while offering the capability to operate between 1.6 V to 3.6 V!
For more information on this state-of-the-art product, click here.
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
About Dolphin Integration’s SESAME library
SESAME is a grouping of specialized and well-structured “library stems”: each of them library is ultimately optimized for one prime criterion, namely Low Power Consumption (LC), High Density (HD), Low Leakage (LL), while simultaneously offering a good performance on a second criterion.
SESAME is classified as a “Reduced Cell Stem Library” (RCSL): each library stem results from a handcrafted design, with a unique advantage. Indeed, each cell is carefully optimized at both electrical and layout levels not only to provide the highest performance on the chosen optimization criterion of the stem, but also to enable the composition of stems, for an optimization with constraint, e.g. high density but with tight timing constraints.
More information on SESAME at: http://www.dolphin.fr/sesame
|
Dolphin Design Hot IP
Related News
- Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Dolphin Integration announces a new generation of ultra-dense standard cell library for GSMC 0.18 mm uLL eFlash process
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |