Faster USB on track for introduction this year
Faster USB on track for introduction this year
By David Lammers, EE Times
February 18, 2000 (11:10 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000218S0010
PALM SPRINGS, Calif. Version 2.0 of the Universal Serial Bus is on track for introduction by the Christmas 2000 selling season, according to Intel executives speaking at the Intel Developer Forum this week. The latest rev of the USB spec will support data-transfer rates of 480 Mbits/second for peripherals connected to a system. In a keynote address here, Pat Gelsinger, general manager of the Intel desktop products group (Hillsborough, Ore.), demonstrated a USB 2.0 connection to a flatbed scanner, based on controller and transceiver ICs implemented in FPGAs. Jason Ziller, a technology initiatives manager for Intel (Santa Clara, Calif.), said the 0.9 version of the USB 2.0 specification was released in December and will soon go out for a 30-day industry review. The final spec should be available on the USB Implementers Forum Web site in April. USB 2.0 is about 40 times faster than the USB 1.1 specifica tion. With data rates of 60 Mbytes/s, transfers that previously took five minutes will take less than 10 seconds, Ziller said. The higher bandwidth will enable applications such as interactive games and digital image creation, and will be used in videoconferencing cameras, scanners, printers, external storage, and broadband Internet connections. The 2.0 spec calls for the same cables and connectors used in the 1.1 standard, but the voltage swing in the controllers will be reduced from 3.3 volts in version 1.1 USB chip sets to 400 millivolts in version 2.0 chips. Also, dual termination is required on both ends of the wire, he said.
Related News
- Xilinx Reaches Industry Milestone with Record-Fast 28nm Product Rollout: $1B in Design Wins, Thousands of Device Shipments in First Year of Introduction
- SuperSpeed USB-Enabled Device Shipments on Fast Track to 1 Billion in 2014
- Linaro completes first year with demonstrations of Linaro Evaluation Builds for Android and Ubuntu and introduction of new partner program
- Sonics on Track to Reach One Billion Units by Year End
- Enhanced Zatara(TM) ARM(R)-Based ASSP From Zilog Adds Integrated Security Features, On-Chip USB for Reduced BOM Costs and Faster Time-to-Market
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |