LTX posts higher results, aims SoC testers at subcontractors
![]() |
LTX posts higher results, aims SoC testers at subcontractors
By Semiconductor Business News
February 17, 2000 (4:35 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000217S0008
WESTWOOD, Mass.--LTX Corp. here today announced a second phase in its system-on-chip tester strategy, which aims to increase the company's business with third-party test and packaging houses. Subcontracted testing services are now surging as IC companies attempt to control costs, speed products to market and increase their focus on design of complex SoC devices (see feature from SBN OnLine Magazine). Also today, LTX posted a net income of $12.0 million on sales of $70.2 million in its second fiscal quarter, ended Jan. 31. LXT's sales were 108% higher than $33.7 million recorded in the second fiscal quarter last year. In that period, the automatic test equipment supplier reported a net income of $1.1 million. "Demand for new communications and Internet integrated circuits are pushing the forefront of system-on-a-chip technology," noted Roger Blethen, president and CEO at LTX. "This need for new technology coupled with Fusion's single-platform test capability led to orders of $102.8 million for the second [fiscal] quarter, an increase of 51% sequentially." Blethen also said LTX has launched the second phase of its Fusion marketing strategy, focusing on growth within the subcontract test and chip-assembly market. He said Fusion ATE systems for advanced ICs have been purchased by two independent test labs and five chip-assembly and testing houses.
Related News
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2024
- Synopsys Posts Financial Results for Third Quarter Fiscal Year 2024
- Synopsys Posts Financial Results for First Quarter Fiscal Year 2024
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2023
- Synopsys Posts Financial Results for Third Quarter Fiscal Year 2023
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |