English
Analyst: Cadence/Mentor merger "a bad idea"
Rick Merritt, EE Times
(06/17/2008 2:54 PM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=208700171
SAN JOSE, Calif. — Cadence Design Systems is under pressure and may lose its top spot in the electronic design automation sector, but its proposed $1.6 billion merger with Mentor Graphics is "a really bad idea," said a veteran EDA analyst.
"You would be sticking together two companies that have little synergy, lots of overlap and enough combined debt with the deal to make it hard to keep the pace in R&D," said Gary Smith, principal of Gary Smith EDA (Santa Clara, Calif.). "This deal would be like tying a boat anchor to the two companies and potentially sinking them both," he added.
(06/17/2008 2:54 PM EDT)
URL: http://www.eetimes.com/showArticle.jhtml?articleID=208700171
SAN JOSE, Calif. — Cadence Design Systems is under pressure and may lose its top spot in the electronic design automation sector, but its proposed $1.6 billion merger with Mentor Graphics is "a really bad idea," said a veteran EDA analyst.
"You would be sticking together two companies that have little synergy, lots of overlap and enough combined debt with the deal to make it hard to keep the pace in R&D," said Gary Smith, principal of Gary Smith EDA (Santa Clara, Calif.). "This deal would be like tying a boat anchor to the two companies and potentially sinking them both," he added.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- MosChip selects Cadence tools for the design of HPC Processor "AUM" for C-DAC
- Cadence Collaborates with Arm and Samsung Foundry on Delivery of 5LPE Flow for Mission-Critical Applications Using Next-Generation "Hercules" CPU
- Cadence Achieves TUV SUD's First Comprehensive "Fit for Purpose - TCL1" Certification in Support of Automotive ISO 26262 Standard
- Synopsys Extends Verification FastForward Program, Enabling Cadence Incisive and Mentor Graphics Questa Users to Adopt VCS Simulation with Fine-Grained Parallelism Technology
- Mentor's CEO on Merger Mania
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation