Comsis introduce the MimoKit-MAX FPGA platform
The analog block consists of 3 IQ codecs which perform the conversions between the digital and analog domains. Each IQ codec contains two matched 80 Msps 10-bit ADCs, and two matched 80 Msps 10-bit DACs. The digital side of the codec’s bank is connected to an FPGA, while the analog side carries the differential signals to the radio transceivers.
The radio block consists of three 2.4GHz/5GHz dual-band radio transceivers. As the MIMO operation requires the same frequency for all the transceivers, they share a local oscillator reference.
Feature set:
- Two Altera Stratix II devices cumulating more than 3 million ASIC gates equivalent
- 500 FPGA-FPGA connections, including 64 LVDS pairs
- 32 Mbits Flash for code or data storage
- 512 Mbits SDRAM
- Two Gigabit Ethernet PHY transceivers
- PCI interface
- Two USB2 High-speed transceivers, one host and one device
- Two RS232 level shifters
- Three AD9861 IQ codecs for baseband conversion
- MIMO-compatible RF transceivers for configurations up to 3Tx3R
- Supported by the GRLib/Leon3 IP library from Gaisler Research. This is a comprehensive IP library of a Linux-capable 32-bit embedded processor and peripherals
- Compatible with Altera Quartus II design software
|
Related News
- Altera and TSMC Innovate Industry-first, UBM-free WLCSP Packaging Technology Platform for MAX 10 FPGA Products
- S2C Accelerates Development Timeline of Bluetooth LE Audio SoC
- Lattice Extends Low Power Leadership with New Lattice Avant FPGA Platform
- Efinix Releases TinyML Platform for Highly Accelerated AI Workloads on Its Efficient FPGAs
- Efinix Low Power, Small Footprint FPGA Selected for SPRESENSE Development Platform
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |