Dolphin Integration announces the availability of the major release of Power Consumption Analyzer SCROOGE 2.0.
Meylan, France -- July 11, 2008 -- As a leading actor of the ever-changing design industry in Microelectronics, DOLPHIN Integration is focused on “Enabling Mixed Signal Systems-on-Chip”. They not only contribute the All-in-One Simulator SMASH, starring VHDL-AMS, but they also provide the crucial IP methods and Virtual Components for high-performance hierarchical design.
SCROOGE is the first EDA solution to provide the capability to analyze hierarchically the total power consumption of your mixed signal SoC. This release of SCROOGE launches the easiest way to perform power consumption analysis thanks to:
- Accurate transient analysis of the peaks on your SoC
- Identification of the most consuming parts without any need for P&R
- Interactive validation and optimization of your power budget
SCROOGE helps you to be perfectly power consumption stingy!
- Avoid SoC oversizing to improve density and speed
- Detect circuit defaults and predict consumption earlier in the flow (before P&R)
- Avoid design iterations with your P&R provider thanks to clock tree emulation available after synthesis
- Save designers' time by providing them with an easily and efficiently usable solution
SCROOGE - powered by SMASH™- is the Ideal Solution for users frustrated by the limitations of spreadsheet based static estimates, pondering how to take the step toward dynamic power estimation.
Already available under Linux, Solaris and Windows.
More information at http://www.dolphin.fr/medal/scrooge/scrooge_overview.php
Download our Seduction option at http://www.dolphin.fr/medal/scrooge/scrooge_download.php
|
Dolphin Design Hot IP
Related News
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Near zero power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
- Dolphin Integration sets up a large range of sponsored IPs at 55 nm to reduce SoC power consumption by up to 70%
- Dolphin Integration offers a live webinar on how to get an SoC power consumption under 0.5 uA in sleep mode
- Dolphin Integration announce the availability of their Reusable Power Kit Library at TSMC 180 nm eLL
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Efinix Rolls Out Line of FPGAs to Accelerate and Adapt Automotive Designs and Applications
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |