TSMC Reports Second Quarter EPS of NT$1.12
Year-over-year, second quarter revenue increased 17.6% while net income and diluted EPS increased 12.9% and 16.3%, respectively. On a sequential basis, second quarter results represent a 0.8% increase in revenue, an increase of 2.2% in net income, and an increase of 2.1% in diluted EPS. All figures were prepared in accordance with R.O.C. GAAP on a consolidated basis.
Second quarter business saw an improvement from the previous quarter, although revenue and margins continued to be negatively affected by the strength of the NT dollar. Despite the negative impact from the foreign exchange rate, our margins have exceeded guidance due to significant cost improvement and higher levels of wafer movements. Second quarter gross margin was 45.6%, operating margin was 34.5%, and net margin was 32.6%.
Advanced process technologies (0.13-micron and below) accounted for 63% of wafer revenues with 90-nanometer process technology accounting for 28% and 65-nanometer reaching 18% of total wafer sales.
“Even with a weakening macroeconomic environment, our second quarter results were either in line with or slightly higher than guidance announced at the end of April, thanks to our continual effort in driving cost reduction and increasing utilization rates,” said Lora Ho, VP and Chief Financial Officer of TSMC. “Based on our current business outlook, management expects third quarter revenue growth to be below seasonality. Management further expects overall performance for third quarter 2008 to be as follows”:
- Revenue is expected to be between NT$90 billion and NT$92 billion;
- Gross profit margin is expected to be between 45% and 47%;
- Operating profit margin is expected to be between 34% and 36%.

|
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |