Actel Offers Additional Power Reduction and Simplifies Design Creation With Libero IDE 8.4
Enables Design Reuse; Extends FPGA Core Operating Voltage Range; and Allows Users to Compare and Contrast Multiple Power Scenarios
MOUNTAIN VIEW, Calif. -- August 04, 2008 — Actel Corporation today announced new power reduction and design creation enhancements to its Libero® Integrated Development Environment (IDE). Giving designers additional power supply options and enabling even lower power consumption, the new Libero IDE 8.4 offers an FPGA core operating voltage range from 1.14 to 1.575 volts for its flash-based IGLOO®, IGLOO® PLUS and ProASIC®3L
field-programmable gate arrays (FPGAs). Enhancements to the SmartPower analysis tools within Libero also allow easy comparisons of multiple design scenarios and their resulting power consumption and battery life implications. For rapid and efficient design creation, the Libero IDE 8.4 also allows Actel-created or third-party intellectual property (IP) blocks, user-developed HDL modules, and glue logic functions to be easily combined in an accessible project area.Fred Wickersham, senior marketing manager for Actel software tools, said, "In a market sensitive to power consumption and design cycle time, we know that software tools are critical to the success of the project. For simple low-power designs or sophisticated processor-based system-on-chip solutions, the new Libero IDE 8.4 dramatically simplifies the design process with easy-to-use tools that identify and reduce sources of power consumption within a design; remove tedious design tasks like writing new HDL code for logic functions; and make connections between the myriad functions on the FPGA or externally."
New Enhancements to Libero IDE 8.4
The new Libero IDE 8.4 extends the FPGA core operating voltage range from 1.14 to 1.575 volts for its flash-based 1.2V IGLOO, IGLOO PLUS and ProASIC3L FPGAs, giving designers additional power supply options and enabling even lower power consumption. The Libero IDE 8.4 also includes enhanced SmartPower analysis capabilities. In the new tool suite, users can create and compare multiple user-defined power profile "scenarios", enabling the user to test operating options to better determine the best design approach for their power-sensitive application. Offering users improved ease of use as well as a comprehensive understanding of power usage in all functional modes of the design, SmartPower also offers new graphical power consumption displays.
Conventional design methodologies include ground-up generation of HDL code or schematic designs to create and stitch the necessary combination of logic functions that make up the FPGA system or sub-system. The improvements to SmartDesign within Libero IDE 8.4 allows users to import user- or third-party created HDL modules, IP, and glue-logic functions into the project area. The user is then able to quickly select the desired blocks from among the imported functions or the existing catalog of IP cores and drop them onto an enhanced white board-like 'canvas' where they are viewed and connected in a system block diagram. In the end, a design rule checked and synthesis-ready HDL file is created. SmartDesign supports the quick building of simple designs or sophisticated complex processor-based system-on-chip solutions.
Pricing and Availability
The Actel Libero IDE Gold edition is available on Windows free of charge. The Actel Libero IDE 8.4 Platinum edition is available now on Windows and Linux platforms for $2495. All editions are one-year renewable licenses. For further information about pricing and availability, please contact Actel.
About Actel
Attacking power consumption at both the chip and the system levels, Actel Corporation's innovative FPGAs and programmable system chip solutions enable power-efficient design. The company is traded on the NASDAQ National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, Calif., 94043-4655. For more information about Actel, visit http://www.actel.com.
|
Microsemi Hot IP
Related News
- Actel's Libero IDE v8.6 Continues to Lead the Way in Low Power Design and Analysis
- Actel Libero IDE v8.1 Maximizes Power Efficiency with New Power-Driven Layout and Advanced Power Analysis
- Actel Refines Libero IDE to Improve Design Flow for Low-Power IGLOO FPGAs and Mixed-Signal Fusion PSCs
- Actel's Enhanced Libero IDE Offers 'Smart' Functionality for Fusion Mixed-Signal FPGAs
- Actel Releases Windows 7 Compliant Libero IDE
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |