32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Great River Technology Releases ARINC 818 Video IP Core for Xilinx and Altera FPGAs
"Since being released in January of 2007, the ARINC 818 video protocol is being implemented across a surprising number of military and commercial video applications, such as the Airbus A400M, the Boeing 787, and a number of regional jets," said Jon Alexander, CEO. "The GRT IP Core will help engineers to quickly incorporate an ARINC 818 interface into their products without a large investment in time or engineering."
The ARINC 818 core is compliant with the latest ARINC specification and provides flexibility for implementing and tuning a variety of video formats and timing classifications. The IP core is targeted at cameras, IR sensors, video processors, avionics, and cockpit displays such as MFDs, PFDs, and HUDs. The core uses Xilinx Rocket IO or Altera GX transceivers to achieve ARINC 818 interfaces up to 4.25 Gbps.
GRT licenses the ARINC 818 core using a SignOnceTM agreement. Additionally, VHDL source code and a complete Aerospace Certification Package may also be purchased to support DO-254 qualification. GRT also offers development boards, design support and engineering services for customization of the core.
For technical details, please visit www.greatrivertech.com/ipcore.html For pricing, contact distributors or Great River Technology directly via sales@greatrivertech.com.
|
Related News
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems
- Capturing Innovation: Logic Fruit Technologies Triumphs with ARINC 818 Video Processing and Switching Module Copyright
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |