Great River Technology Releases ARINC 818 Video IP Core for Xilinx and Altera FPGAs
"Since being released in January of 2007, the ARINC 818 video protocol is being implemented across a surprising number of military and commercial video applications, such as the Airbus A400M, the Boeing 787, and a number of regional jets," said Jon Alexander, CEO. "The GRT IP Core will help engineers to quickly incorporate an ARINC 818 interface into their products without a large investment in time or engineering."
The ARINC 818 core is compliant with the latest ARINC specification and provides flexibility for implementing and tuning a variety of video formats and timing classifications. The IP core is targeted at cameras, IR sensors, video processors, avionics, and cockpit displays such as MFDs, PFDs, and HUDs. The core uses Xilinx Rocket IO or Altera GX transceivers to achieve ARINC 818 interfaces up to 4.25 Gbps.
GRT licenses the ARINC 818 core using a SignOnceTM agreement. Additionally, VHDL source code and a complete Aerospace Certification Package may also be purchased to support DO-254 qualification. GRT also offers development boards, design support and engineering services for customization of the core.
For technical details, please visit www.greatrivertech.com/ipcore.html For pricing, contact distributors or Great River Technology directly via sales@greatrivertech.com.
|
Related News
- Intilop releases Network Security TOE Module for Altera and Xilinx FPGAs for their 10G & 40G Full TCP & UDP Offload Engines
- Intilop releases a Full TCP & UDP Host-Side Application interface for Altera and Xilinx FPGAs for Software's use that is implemented in Low latency hardware
- Intilop releases their 7 Gen. 1024 Full TCP & UDP Session Hardware Accelerator that requires no external memory on Altera & Xilinx FPGAs for all Hyper Performance Networking Systems
- Capturing Innovation: Logic Fruit Technologies Triumphs with ARINC 818 Video Processing and Switching Module Copyright
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |