DOLPHIN Integration completes its 65 nm Library with the AURIGA sROMet
Grenoble -- September 1, 2008 -- The launch of a new ROM architecture in advanced fabrication nodes is turning to a non-event because the memory becomes an invisible partaker in the area of any SoC of decent size. But the new sROMet AURIGA demonstrates an outstanding architectural property for a single metal programmable solution. Indeed it reuses the same architecture as its twin spRAM URANUS. Identically, it stars an LCL option for ultra Low Power Consumption and extremely Low Leakage, as well as a BCD option for the Best compromise of Power Consumption and Density Density, both for 65 nm and 90 nm LP processes.
Three issues were at stake for positioning such advanced products most professionally.
-
The memory business for decades was focused on speed and density so as to make embedded memories competitive against external DRAMs. Already games were being played with respect to professionalism by specifying explicitly neither the "Read Margins", nor the high dependency of fabrication yield on their sizing. Dolphin Integration has reacted by making explicit and reasonable the choices of Read Margin.
-
Then came the time when centralized embedded memories were exploded into scattered SRAMs of lesser size, while the emphasis had to be put on a diversity of optimizations including the growing concern for low power consumption, either dynamic, or static or both. New games could then be played with respect to professionalism by not spelling-out the operating conditions, but Dolphin Integration has in the meantime published explicit benchmarks of modes, types and access frequencies.
-
A new consideration has become prevalent for the business of silicon design libraries: SoC integrators now expect an offering for a complete set of Standard Cells, RAMs and ROMs, consistent in terms of the performance mix between Power-Consumption, Area, Speed and Leakage.
This is why AURIGA provides the final touch to the recent launches of the Standard Cell Library SESAME BTF (for Back-Tracking Freedom) and of the URANUS spRAM.
About Dolphin
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- Dolphin Integration introduces a new Panoply of Silicon IPs for reducing the 65 nm silicon area up to 10%
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |