Transceiver IP core
Transceiver IP core
By
January 6, 2002 (10:42 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011203S0011
LaSer is a is a 10/40-Gbps serial transceiver IP block designed specifically for InfiniBand, SONET, and 10 Gigabit Ethernet chip designs. The IP core is available in quad, octal, and 16-channel configurations. It is currently being implemented in 0.18-ìm, 0.15-μm, and 0.13-μm processes from UMC and other foundries. Leda Systems, www.ledasystems.com
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- LeWiz Open Source LVDS Transceiver Design
- Bluetooth Dual Mode v5.3 RF Transceiver IP Cores in 22nm, 40nm, 55nm is Available for Immediate Licensing for TWS, Audio Chipsets and Automotive Applications
- Bluetooth Dual Mode V5.3 RF Transceiver IP Cores in 40nm ULP is Available for Immediate Licensing
- intoPIX and PlexusAV Pioneer IPMX Standard-Based AV-over-IP Solutions
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |