USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Synopsys Enters Mixed-Signal Implementation Market With Galaxy Custom Designer
MOUNTAIN VIEW, Calif. -- Sept. 22, 2008 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today unveiled its Galaxy Custom Designer™ solution, the industry's first modern-era mixed-signal implementation solution. Architected for productivity, Galaxy Custom Designer leverages Synopsys' Galaxy™ Design Platform to provide a unified solution for custom and digital designs, thereby enhancing designer efficiency. Galaxy Custom Designer delivers a familiar user interface while integrating a common use model for simulation, analysis, parasitic extraction and physical verification. It is the first-ever implementation solution built natively on the OpenAccess database for legacy designs as well as a new componentized infrastructure offering unprecedented openness and interoperability with process design kits (PDKs) from leading foundries.
"Our customers have long requested a modern alternative to the custom design solutions currently on the market," said Aart de Geus, chairman and CEO of Synopsys. "By starting with a state-of-the-art, open architecture and tightly coupling it to the Galaxy Design Platform as well as our analog/mixed-signal verification and IP solutions, Synopsys aims to do for custom design what we have done for digital implementation."
"Galaxy Custom Designer has an open architecture that natively supports interoperable PDKs which are an integral part of our Open Innovation Platform™, helping designers innovate in analog and full-custom design," said Fu-Chieh Hsu, vice president of Design & Technology Platform at TSMC. "We are collaborating with Synopsys to develop the industry's first interoperable PDK in 65 nanometer, a single PDK that supports multiple environments, including the latest innovations such as Custom Designer. We continue to work with Synopsys and the Interoperable PDK Library (IPL) Alliance to accelerate the deployment and adoption of interoperable PDK across the industry."
In addition to facilitating innovation with the open architecture, Galaxy Custom Designer dramatically enhances productivity by seamlessly bridging the gap between the historically disparate worlds of digital and custom design. Galaxy Custom Designer enables complete data transparency with Synopsys' IC Compiler physical implementation solution, allowing the exchange of vital information during floorplanning, placement, routing and final chip editing to reduce time-consuming design iterations.
"Our customers expect timely delivery and the utmost reliability from our advanced authentication security products," said Jeff Berkman, chief technology officer at Priva Technologies. "The smooth conversion of our mixed-signal security IP to Custom Designer, its inherent ease-of-use, and its intuitive interface enabled us to significantly reduce design iteration time and thus increase quality. We expect using Custom Designer for our future designs to greatly enhance our design productivity."
"The introduction of Custom Designer as part of the Galaxy Design Platform provides a complete cell-based and custom design capability that we are currently deploying on our next-generation HDRC® sensor array design," said Wolfram Klingler, senior manager, IC Design Tools at IMS Chips. "Custom Designer was easy to adopt, and offers significant productivity improvements over other solutions."
Built from the ground up, Galaxy Custom Designer was architected for productivity. Key modules include a schematic editor featuring on-canvas editing and dynamic net highlighting. The simulation environment provides a common use model allowing access to Synopsys simulators, including HSPICE®, HSIM™ XA, NanoSim® XA and WaveView Analyzer. The layout editor features a real-time preview of P-Cell parameter changes. In addition, the results from Hercules™ DRC/LVS and Star-RCXT™ parasitic extraction are dynamically available within Galaxy Custom Designer.
Galaxy Custom Designer is available now.
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Creative Chips Adopts Synopsys' Galaxy Custom Designer Mixed-Signal Implementation Solution
- Wolfson Selects Synopsys Galaxy and Discovery Platforms and DesignWare IP for Analog Mixed-signal Designs
- Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification
- Knowlent Brings Advanced Analog/Mixed-Signal Verification Environment to Users of Synopsys Discovery AMS solutions
- Synopsys Teams With UMC to Port Mixed-Signal Connectivity IP to 90- and 65-Nanometer Process Technologies
Breaking News
- UPMEM selects Semidynamics RISC-V AI IP for Large Language Model Application
- Sondrel now shipping chips as part of a complete turnkey project
- Avant Technology Appointed as Sales Representative in Asia for EnSilica's eSi-Crypto IP
- CXL Consortium Announces Compute Express Link 3.2 Specification Release
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2024
Most Popular
- Now Gelsinger is gone, what is Intel's Plan B?
- Synopsys Posts Financial Results for Fourth Quarter and Fiscal Year 2024
- Qualitas Semiconductor's MIPI D-PHY IP Powers Mass Production of Renesas AI MPU
- Marvell Unveils Industry's First 3nm 1.6 Tbps PAM4 Interconnect Platform to Scale Accelerated Infrastructure
- Alphawave IP - Announcement regarding leadership transition
E-mail This Article | Printer-Friendly Page |