Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Digital Blocks Announces the TFT LCD Controller Reference Design for Altera FPGA Development Kits based on the DB9000AVLN LCD Controller IP Core
Specifically targeted for TFT LCD panels and Altera FPGAs, the reference design is an out-of-the-box solution for display system designers.
GLEN ROCK, New Jersey, October 31, 2008 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for embedded processor and video system designers, today announces the TFT LCD Controller Reference Design centered on Digital Blocks DB9000AVLN TFT LCD Controller IP Core and Altera’s FPGA Development Kits.
“The TFT LCD Controller Reference Design builds on Digital Blocks DB9000AVLN TFT LCD Controller Verilog IP Core, as well as on Altera FPGA development kits, with their embedded NIOS II microprocessor and SDRAM and SRAM memories for program and frame buffer storage,” said Steven Stein, President of Digital Blocks. “With the reference design -- which includes software -- system designers can quickly bring-up a FPGA-based solution to their TFT LCD display requirements.” About the Reference Design
The TFT LCD Controller Reference Design is available immediately for download. More information regarding the reference design can be obtained on both the Altera and Digital Blocks web site.
About the DB9000AVLN LCD Controller IP Core
The DB9000AVLN IP Core targets Altera FPGAs with the NIOS II embedded processors and systems requiring a TFT LCD panel. The DB9000AVLN IP Core specifically and cost-effectively targets TFT LCD panels with 1 or 2 Ports of 18-bit digital (6-bits/color) or 24-bit digital (8-bits/color) interface.
The DB9000AVLN IP Core contains programmable features comparable to entry-level ASSP LCD controller chips, including a color palette to reduce frame buffer space and Avalon bus bandwidth. With the cores wide range of programming parameters, the controller can support a wide range of LCD panel resolutions. Representative examples are as follows:
Format | Resolution |
Square | 240x240 |
QVGA | 320x240 |
240x320 | |
16:9 Aspect Ratio | 480x272 |
VGA | 640x480 |
SVGA | 800x600 |
XGA | 1024x768 |
SXGA | 1280x1024 |
UXGA | 1600x1200 |
WUXGA | 1920x1200 |
About Digital Blocks
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1-201-632-4809; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Digital Blocks Announces the DB9000AVLN TFT LCD Controller IP Core
- Digital Blocks DB9000 TFT LCD and OLED Display Controller & Processor IP Application Leadership Advancements
- Digital Blocks DB9000 TFT LCD and OLED Display Controller & Processor IP Application Leadership Advancements
- Digital Blocks DB9000 TFT LCD Display Controller IP Core Family Achieves Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, IoT, Wearables, and Cinema Applications
- Digital Blocks DB9000 TFT LCD Controller IP Core Family Achieves Leadership Across Medical, Industrial, Aerospace, Automotive, Communications, Computer, Monitor, Consumer, IoT, Wearables, and Cinema Applications
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |