English
Xilinx considers letting startups cobrand packaged FPGAs
Peter Clarke, eetimes.eu
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related News
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Bluespec, Inc. Joins the Xilinx Partner Program, Offering Drop-in Ready RISC-V Processors for Xilinx FPGAs
- Xilinx's New FPGAs Address Evolving Threats, Fake ICs
- Arm expands design possibilities with free Cortex-M processors for Xilinx FPGAs
- SK Telecom Deploys Xilinx FPGAs for AI Acceleration, Achieves 5X Performance/16X Performance-per-watt over GPUs
Breaking News
- Kyocera Licenses Quadric's Chimera GPNPU AI Processor IP
- MIPI C-PHY v3.0 Adds New Encoding Option to Support Next Generation of Image Sensor Applications
- Keysight Expands USB Standards Support in System Designer for USB
- Cadence Accelerates Physical AI Applications with Tensilica NeuroEdge 130 AI Co-Processor
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
Most Popular
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Optimized SAR ADCs, Sigma-Delta ADCs, DACs, and Audio CODECs for IoT, MCU, SoC, and Consumer Applications
- Numem Appoints Former Intel Executives to Leadership Team
- IC'Alps joins Intel Foundry Accelerator program as Value Chain Alliance (VCA) and Design Services Alliance (DSA) partner
- Agile Analog appoints CEO to drive growth