Real Intent Introduces Meridian FPGA, Popular Clock Domain Crossing Verification Software for Altera Customers
Sunnyvale, California - November 5, 2008- Real Intent, Inc., the leading supplier of verification software for electronic design, announced its first release of Meridian FPGA™ verification software . Meridian FPGA is specifically designed to work with Altera Corporation’s latest release of its Quartuss® II software, version 8.1, to verify Clock Domain Crossings (CDC). It offers a cost-effective alternative when compared to the cost of equivalent ASIC design software.
Meridian FPGA enables 4X faster CDC closure through automatic, template-free and powerful clock intent verification. It verifies FIFO and Protocol-driven CDC interfaces for maximal confidence. Effects specific to FPGA platforms are automatically integrated in the verification process. Meridian FPGA is tightly integrated with Quartus II software to deliver verification confidence in a seamless flow.
“Reliable CDC verification is a growing problem for FPGA designers,” said Prakash Narain, CEO of Real Intent. “We have always supported both ASIC and FPGA designs. By integrating Altera’s Quartus II software with Meridian FPGA, we are giving our mutual customers access to powerful CDC verification technology, making it easier and economic to produce reliable FPGA designs.”
“As the functionality of FPGAs increases, a greater level of importance is placed on verification tools that quickly demonstrate the accuracy of the user’s design,” said Jim Smith, director of EDA vendor relations at Altera. “Real Intent’s Meridian FPGA verification software complements the productivity benefits of our Quartus II software by helping speed the verification process and minimize overall FPGA development time.”
Users interested in learning more about the latest release of Altera’s Quartus II software, version 8.1, can visit http://www.altera.com/quartus2
To learn more about Clock Domain Crossings and to download a technical white paper “Clock Domain Crossing Demystified: The Second Generation Solution for CDC Verification,” please visit
http://www.realintent.com/products/request-whtpaper_Mer2008.html.
About Meridian FPGA from Real Intent
Meridian FPGA performs automatic clock intent verification by automatically extracting and verifying clock, reset, data and control crossings in the design to ensure reliable CDC operations. Meridian FPGA is easy to use and supports Tcl and Synopsys Design Constraint (SDC) interfaces, as well as offers flexible debug and sign-off capabilities for easy CDC verification.
Price and Availability
Meridian FPGA performs automatic clock intent verification by automatically extracting and verifying clock, reset, data and control crossings in the design to ensure reliable CDC operations. Meridian FPGA is easy to use and supports Tcl and Synopsys Design Constraint (SDC) interfaces, as well as offers flexible debug and sign-off capabilities for easy CDC verification.
About Real Intent Verification Software
Real Intent delivers fast verification signoff with its EnVision™ verification software, which can lead to a 4x to 10x faster verification signoff for typical designs when compared to alternatives.
EnVision™ tools include Meridian CDC™ and Meridian FPGA for Clock Domain Crossing (CDC) verification; Ascent™, an all-in-one automatic verification software; Conquest™, a static, formal Assertion-Based Verification (ABV) software; and PureTime™, the most accurate verifier for SDC timing exceptions, such as false and multi-cycle paths.
About Real Intent
Real Intent is extending breakthrough formal technology to critical problems encountered by design and verification teams worldwide. Real Intent’s products dramatically improve the functional verification efficiency of leading edge application specific integrated circuit (ASIC), system-on-chip (SOC), and Field Programmable Gate Array (FPGA) devices. Over 40 major electronics design houses, including AMD, NVIDIA, and NEC Electronics use Real Intent software.
|
Related News
- Real Intent Delivers Major Innovation in Clock Domain Crossing Sign-off of SoC Designs
- Aldec sets a new paradigm with a single platform for Design Rule Checking and Clock Domain Crossing Verification for FPGA and ASIC designs
- Real Intent Announces Meridian RDC, a New Product for Reset Domain Crossing Sign-off
- Aldec launches ALINT-PRO-CDC delivering comprehensive CDC Verification Strategies for SoC and FPGA Designs
- Real Intent's New Verix SimFix Software Delivers First Intent-Driven Remedy for Verification Pessimism
Breaking News
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Quobly announces key milestone for fault-tolerant quantum computing
- CEA-Leti Demonstrates Embedded FeRAM Platform Compatible with 22nm FD-SOI Node
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- MosChip selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
Most Popular
- SiFive Empowers AI at Scale with RISC-V Innovation
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Alphawave IP - Announcement regarding leadership transition
- Now Gelsinger is gone, what is Intel's Plan B?
- Sondrel now shipping chips as part of a complete turnkey project
E-mail This Article | Printer-Friendly Page |