HyperSilicon Becomes New Tensilica Prototyping Partner in China
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Customers can Build Reference Designs on HyperSilicon’s FPGA-Based Platform
SANTA CLARA, Calif. – December 8, 2008 – Tensilica, Inc. today announced that HyperSilicon Co., Ltd, of Beijing, China, has become its newest SOC (system-on-chip) prototyping partner, supporting customers of both the Xtensa® customizable processors and the Diamond Standard processor cores in the growing China market. HyperSilicon has particular expertise in designing FPGA development boards, which are often used to test new chip designs before producing the chip in silicon.
“We have seen great interest in Tensilica’s dataplane processor cores in China,” said Thomas Yan, vice president of HyperSilicon. “By working together, we can provide cost-effective Altera FPGA- based boards for SOC emulation before silicon production and reduce verification time.”
“Many companies prototype their SOC designs before committing them to silicon to make sure they’ll work properly in the system,” stated Chris Jones, Tensilica’s director of strategic alliances. “Hypersilicon’s expertise can help these customers.”
About HyperSilicon
HyperSilicon Co., Ltd. is a private held company in Beijing, with a branch office in Shanghai, China. The company supplies FPGA-based rapid prototyping board to SOC/IP designers and the company is the sales agent of some worldwide IP vendors. StarFire series FPGA boards have been widely used in the China market and have helped customers decrease the time to market for various products. As the first and only Development Kit Partner of Altera in China, the company is strong at customizing the FPGA board design.
About Tensilica
Tensilica, Inc., is the recognized leader in customizable dataplane processors. Dataplane Processor Units (DPUs) consist of performance intensive DSP (audio, video, imaging, and baseband signal processing) and embedded RISC processing functions (security, networking, and deeply embedded control). The automated design tools behind all of Tensilica's application specific processor cores enable rapid customization to meet specific data-plane performance targets. Tensilica's DSPs and processors power top tier semiconductor companies, innovative start-ups, and system OEMs for high-volume products including mobile phones, consumer electronics devices (including portable media players, digital TV, and broadband set top boxes), computers, and storage, networking and communications equipment. For more information on Tensilica's patented benchmark-proven DPUs visit www.tensilica.com .
|
Related News
- S2C Becomes Newest Tensilica Prototyping Partner in China
- Algotochip Becomes Tensilica Design Center Partner
- Tensilica and VWorks Partner to Provide Virtual Prototyping Platforms
- Fraunhofer IIS Becomes Tensilica Authorized Design Center Partner
- Dream Chip Technology Becomes Tensilica System-on-Chip (SOC) Design Center Partner
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |