Cadence launches library vendor program to advance COTS design
![]() |
Cadence launches library vendor program to advance COTS design
By Michael Santarini, EE Times
November 22, 1999 (9:52 a.m. EST)
URL: http://www.eetimes.com/story/OEG19991122S0006
Cadence Design Systems Inc. says that its new AlanzaSM Library Vendor Program is designed to forge a tighter working relationship with commercial library vendors to benefit customers by delivering a cohesive, commercial off-the-shelf (COTS) design methodology. The related Alanza Foundry Program represents an effort to ensure greater unity among all the players in the COTS market, according to Cadence (San Jose, Calif.).
Members of the library vendor program will work with Cadence to support current and future COT design methodologies and create libraries tailored for Cadence tools and design flows. Charter members include Artisan Components, Aspec Technology, Leda Systems, NurLogic Design, Virage Logic and Virtual Silicon Technology.
Each member has access to the entire Cadence SLC (system-level constraint) tool set, which includes the Envisia place-and-route tool, Envisia synthesis tool, Affirma timing analyzer and Affirma Verilog simul ator. Cadence, in turn, gets access to members' libraries for demonstration, training and product validation purposes. The libraries are also available to the Cadence services organization for use in work with mutual customers.
Cadence said it has selected Artisan Components as the program's first platinum member in recognition of Artisan's status as the leading provider of third-party libraries.
The mission of the Foundry Program is to implement synergistic business models with top-tier silicon foundries to better leverage the foundries' manufacturing capabilities with Cadence design technology. The program also provides an opportunity for members to influence Cadence technology and strategies by participating in selected engineering development projects.
For more information visit www.cadence.com.
---
Xilinx Inc. (San Jose) has announced availability of a 32-channel inverse multiplexer ATM core for its new Virtex-E FPGAs. The core comes from Applied Telecom, newest member of the Xilinx Alliance Core program.
Developed, sold and supported by Applied Telecom, the IMA32 core targets such network access systems as adapters, multiplexers and switches. According to the companies, several leading manufacturers, including Alcatel, Ericsson, Nokia and Nortel, already are using Applied Telecom's Xilinx-based IMA technology in production systems today.
The IMA32 core is implemented in a BG432 package for the Virtex-E FPGAs and in a BG352 package for Xilinx XC4000XLA devices. The core also incorporates a microprocessor interface for standard Intel and Motorola microprocessors. Pairing the core with the DRV-IMA software package, also available from Applied Telecom, is said to yield an IMA-compliant subsystem.
The IMA32 core is available immediately for Virtex-E and XC4000XLA FPGAs. An evaluation board and the DRV-IMA software are also currently available.
Visit www.xi linx.com/ipcenter or www.apptel.com.
Related News
- ARM Launches RealView Model Library Access Program For EDA Tool Providers
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |