Verayo Secures FPGAs with Silicon Signatures
PUF, a kind of “silicon biometrics” technology, extracts unique signatures of a silicon chip for authentication and security applications. The Soft PUFs are PUFs implemented in existing off-the-shelf FPGA devices to extract the unique signatures of the FPGA silicon. Soft PUFs do not require any modifications to the FPGA silicon or design tools.
The chip-unique signatures extracted by Soft PUFs enable a strong protection against counterfeiting and over-building of FPGAs and/or FPGA-based systems. The same chip-unique signatures are also used as dynamically-generated, unique and volatile cryptographic keys to provision secure applications, or to control access to features and functions tied to the individual FPGA silicon. This enables Soft PUFs to elevate security, flexibility and reduce the cost of product development, which are particularly useful where market pressures or production volumes do not justify spinning an ASIC.
“Verayo is taking the trust and security of the FPGA platform to a new high,” said Anant Agrawal, CEO of Verayo. “With the release of our RFID product last September, we have already demonstrated how PUFs provide a cost-effective way to elevate the security and trust in SOCs. Now, for the first time, PUFs have been programmed into existing FPGA devices to make the FPGAs a more secure, flexible and cost-effective platform for product development.”
Verayo is introducing the application of its PUF technology for FPGAs at the FPGA Summit in San Jose this week. Verayo’s Senior Design Engineer, Mandel Yu, will deliver his presentation “Exploiting Uniqueness of FPGA Silicon for Security Applications” on December 11.
About Verayo
Verayo was founded in Silicon Valley in 2005. The company is focused on building security and authentication solutions based on Silicon Physical Unclonable Functions (PUF) technology, which was invented and first implemented at MIT by Prof. Srini Devadas and his team. Since its founding, the Verayo team has designed, built, and tested ICs using PUFs and built-up a growing body of additional IP and substantive know-how beyond the initial IP that Verayo licensed exclusively from MIT. Verayo is funded by Khosla Ventures and has assembled an experienced Advisory Board drawn from the semiconductor and security industries. In addition to developing commercial products, the company is working on projects for various U.S. Defense Agencies.
|
Related News
- IP block secures FPGAs with one external IC
- Think Silicon secures Seed investment round led by Metavallon VC
- Microsemi Collaborates with Silicon Creations to Enable Industry's Lowest Power FPGA 12.7G Transceivers With PHYs for Microsemi's PolarFire FPGAs
- 3-D FPGAs enable silicon convergence
- Icera Secures $12 Million Debt Facility With Silicon Valley Bank
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |