NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Virage Logic Revokes Proposal to Acquire LogicVision
The text of the letter that was sent to LogicVision's Board of Directors follows:
December 17, 2008
Board of Directors
LogicVision, Inc.
25 Metro Drive, Third Floor
San Jose, CA 95110
Dear Sirs:
As you know, it has been two weeks since our formal letter to you on December 2nd and over a month since our initial communication to you on November 10th regarding a potential acquisition of LogicVision, Inc. ("LogicVision") by Virage Logic Corporation ("Virage"). When submitted on December 2nd, our offer of $1.05 per share represented a premium of 114% to the closing price for LogicVision's stock as of December 1, 2008. Our willingness to offer such a premium reflected our belief in the significant value an acquisition of LogicVision would bring to Virage Logic. It appears, however, that you have no serious interest in engaging in discussions with us regarding our proposal, despite the obvious benefit to LogicVision's stockholders. The decision by the LogicVision Board of Directors to adopt a stockholders' rights plan is a further indication that you are not willing to submit our proposal to LogicVision's stockholders.
To date we have invested considerable time and resources in evaluating the prospective benefits and risks of an acquisition of LogicVision. We are no longer willing to continue to do so given the lack of any significant progress to date in advancing to substantive discussions. Accordingly, we are withdrawing our prior offer to acquire LogicVision at $1.05 per share. We continue to believe that our offer provided your stockholders with full and fair value for their shares, and you have unfortunately foreclosed the ability of your stockholders to realize this value.
Sincerely yours,
VIRAGE LOGIC CORPORATION
/s/J. Daniel McCranie
J. Daniel McCranie
Executive Chairman
cc: Alex Shubat
About Virage Logic
Virage Logic is a leading provider of semiconductor intellectual property (IP) for the design of complex integrated circuits. The company's highly differentiated product portfolio includes embedded SRAMs, embedded NVMs, embedded test and repair, logic libraries, memory development software, and DDR memory controller subsystems. As the industry's trusted semiconductor IP partner, foundries, IDMs and fabless customers rely on Virage Logic to achieve higher performance, lower power, higher density and optimal yield, as well as shorten time-to-market and time-to-volume. For further information, visit www.viragelogic.com.
|
Related News
- Virage Logic Declares Offer to Acquire ARC International Unconditional in All Respects
- Virage Logic Announces Level of Acceptances and Extension of the Offer to Acquire Arc International
- Virage Logic Announces Intent to Acquire ARC International
- LogicVision Board of Directors Responds to Unsolicited Proposal From Virage Logic Corporation
- Virage Logic Proposes to Acquire LogicVision for $1.05 Per Share in Cash
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |