IP Cores from IPextreme Support Mentor Graphics' Precision Synthesis FPGA Tool
IP cores now validated for Precision logic and physical synthesis flow
Silicon Valley, CA, California – December 19, 2008 – IPextreme®, Inc., the company bringing famous IP (intellectual property) to system-on-chip designers worldwide, has validated its Multi-CAN Controller, its CJTAG-IEEE1149.7 IP cores and its 32-bit Power Architecture e200, V1 ColdFire, V2 ColdFire, 16-bit CR16CP and 8-bit HCS08 processor cores for use with Mentor Graphics Precision® Synthesis flow. Designers can now use the advanced features of Precision Synthesis to quickly and easily achieve superior results when integrating IPextreme cores into FPGAs.
“IPextreme has a large catalog of silicon-proven, synthesizable FPGA cores,” said Daniel Platzker, product line director of FPGA synthesis at Mentor Graphics. “Mentor delivers a comprehensive, vendor-independent FPGA design flow, and compatibility between Precision Synthesis and the IPextreme cores ensures success for mutual customers.”
“We work closely with Mentor to confirm the compatibility of our IP with their EDA tools,” said Rick Tomihiro, vice president of marketing for IPextreme. “Not only is our IP validated on the Precision Synthesis tool, but also our XPack IP packaging, distribution, configuration and support technology automatically generates configuration and constraints files for Precision Synthesis, which delivers excellent results for FPGA designers.”
All validated cores are available today, through the IPextreme Core Store® or by contacting the company at www.ip-extreme.com.
About IPextreme Inc.
IPextreme licenses famous semiconductor IP (intellectual property) and methodologies developed by large semiconductor companies to chip designers worldwide. These production-proven IP products serve both broad horizontal markets and specific verticals such as consumer and automotive, and are provided in a process-independent and EDA-neutral format for easy use by the widest range of customers. With a decade of experience in developing, packaging, licensing and supporting IP, IPextreme offers a complete business solution that allows semiconductor companies to strategically leverage their internal IP portfolio and expand overall revenue. The company has offices in Campbell, California; Munich, Germany; and Tokyo, Japan with representatives in China, India, Israel, Korea and Taiwan. For additional information, please visit www.ip-extreme.com
|
Related News
- EnSilica's eSi-RISC embedded processors validated for Mentor Graphics' Precision Synthesis FPGA design flow
- FFT Library from OptNgn Validated for use in Mentor Graphics' Precision FPGA Synthesis
- IP Cores from Eureka Technologies Validated for Mentor Graphics' Precision FPGA Synthesis
- Forty CAST IP Cores Validated for Mentor Graphic's Precision FPGA Synthesis Tool
- Precision RTL Synthesis Tool from Mentor Graphics Delivers Excellent QoR for Designs Using Actel's ProASIC Plus Devices
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |