USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
STARC and JEDA Join Forces to Ease Adoption of OSCI TLM2.0 Standard
“Although static lint checkers have been available for STARC TLM Guide, it is not enough to examine models’ dynamic behavior. STARC welcomes STARC-based JEDA TLM2.0 Checker that can check models’ dynamic conformance with STARC TLM Guide 2nd edition and OSCI TLM2.0," stated Mr. Yoshiharu Furui, Senior Manager of Design Standard Group, STARC. He expects that, “by adopting a tool like the JEDA TLM2.0 Checker the model developers increase the quality of the model, and the system developers, software engineers and hardware engineers reduce the overall time to market.”
“Checking for rule violations automatically is important to avoid interoperability problems with models coming from different source,” says Dr. Andrea Kroll, VP Marketing of JEDA Technologies. “The checker detects critical interoperability error right when they are created, which reduces virtual platform validation and debugging time significantly.”
The STARC-based JEDA TLM2.0 Checker will be available within calendar year 2009.
About STARC
Semiconductor Technology Academic Research Center (STARC) was established in December 1995 with investment from Japan’s leading semiconductor suppliers to reinforce semiconductor design capability. Since its inception, STARC has been conducting joint research with universities and the semiconductor industry to strengthen the bases of research in the field of semiconductor technology at domestic universities. The outcomes of these activities have now been utilized industry-wide in Japan through the transfer of technologies to investing companies to help their businesses, the documenting of technical standards and the licensing of technologies to partner companies for commercialization.
http://www.starc.jp/
About JEDA Technologies
JEDA Technologies enables its customers to accelerate their high level model development effort so they can reduce their ESL design risks. We provide products and solutions to measure model quality, help manage ESL design and modeling project schedules. JEDA solution significantly accelerates high level model development and enables an advanced ESL model validation process to reduce the risk of virtual platform development projects. The solution include advanced coverage tools for C++ and SystemC models as well as sophisticated checkers for OCP and TLM2.0-base SystemC models to automat self-checking and detect interoperability issues. The company was founded in 2002 and is located in Santa Clara, California. For more information, please visit www.jedatechnologies.net .
|
Related News
- JEDA Launches the First Commercial TLM2.0 Compliance Checker
- OSCI Welcomes Adoption of SystemC AMS 1.0 Standard Inside Industrial Design Flows for Mixed-Signal System Design
- POLYN Technology, Edge Impulse Join Forces to Advance Tiny AI Products
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
- CEA and Startup C12 Join Forces to Develop Next-Generation Quantum Computers with Multi-Qubit Chips at Wafer Scale
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |