Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N3E
IPextreme Releases CoReUse Improvements for 2009
Version 4.6 extends best practices for IP design
SILICON VALLEY, CA – January 29, 2009 – IPextreme®, Inc., the company bringing famous IP (intellectual property) to system-on-chip designers worldwide, today makes version 4.6 of CoReUse™ available to customers. CoReUse is an evolving design reuse methodology that NXP Semiconductors is continually updating. This latest version incorporates improvements into the published e-books as well as the accompanying CoReUse compliance checking tool, QCore™. The updated CoReUse e-books have shipped to current customers and may be purchased by new customers through the IPextreme Core Store™.
CoReUse and QCore deliver benefits to all levels of a design organization. For engineers, the design reuse methodology is a means to do a better job. For managers, it’s a tool for getting the maximum output and quality from design teams. And for executives, it’s a technology that enables engineers and managers to make an organization as efficient and profitable as possible.
“CoReUse v4.6 is the result of 10 years of investment by NXP on the best practices for implementing an IP-based SoC design methodology. NXP has realized significant gains in efficiency by employing the CoReUse methodology and continues to invest in updating CoReUse to incorporate the latest technologies for digital, mixed-signal and system-level design,” said Rick Tomihiro, vice president of marketing at IPextreme. “We are proud to be enabling the semiconductor industry with better IP design through the distribution of the CoReUse books. At $199, they are a “must have” for anyone developing or integrating IP.”
A special printed edition the CoReUse Foundation manuals will be given out next Monday at a CoReUse tutorial during DesignCon 2009. Attendees will receive a free copy after the tutorial on Monday, February 2nd, 1:30 p.m. – 4:30 p.m.: “CoReUse/ QCore – Industry’s First IP-based Design Methodology and IP Compliance-checking Tool.” Please visit this link for registration: http://www.designcon.com/2009/register/
About CoReUse
First announced on April 2, 2008, CoReUse is an innovative enterprise-class design reuse infrastructure created by NXP Semiconductors for internal use and packaged and delivered by IPextreme for general use by the design market. CoReUse provides a proven framework for companies to develop, use and reuse semiconductor intellectual property. Developed and used at NXP over the last 10 years, CoReUse represents not only the industry’s leading example of IP reuse at work, but is a living and practical methodology that can adapt to changing technologies, standards, and EDA flows.
IPextreme delivers the CoReUse standard to customers in three components:
-
A set of electronic books that customers can purchase under a low cost subscription license. E-books are available for online purchase from the Core Store.
-
A Starter Kit package of training, templates and checklists that customers wishing to adopt CoReUse can use to quickly get started.
-
A tool, QCore, which engineers use to check the compliance of their IP against the CoReUse standard and produce certificates that provide an unbiased assessment of the IP quality and completeness.
About IPextreme Inc.
IPextreme licenses famous semiconductor IP (intellectual property) and methodologies developed by large semiconductor companies to chip designers worldwide. These production-proven IP products serve both broad horizontal markets and specific verticals such as consumer and automotive, and are provided in a process-independent and EDA-neutral format for easy use by the widest range of customers. With a decade of experience in developing, packaging, licensing and supporting IP, IPextreme offers a complete business solution that allows semiconductor companies to strategically leverage their internal IP portfolio and expand overall revenue. The company has offices in Campbell, California; Munich, Germany; and Tokyo, Japan with representatives in China, India, Israel, Korea and Taiwan. For additional information, please visit www.ip-extreme.com
|
Related News
- NXP Semiconductors and IPextreme Launch Ground-breaking Methodology for Semiconductor IP Design
- Khronos Releases OpenXR 1.1 to Further Streamline Cross-Platform XR Development
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
- Arasan proudly releases its Radiation Hardened NAND Flash IP
- ASICFPGA releases new advanced Demosaicing core
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |