English
Video: USB 3.0 and power tool at DesignCon
Rick Merritt, EE Times
(02/04/2009 1:35 AM EST)
SANTA CLARA, Calif. — Silicon blocks for the emerging USB 3.0 interface and software tools to ease the job of power integrity design grabbed my attention on the show floor at DesignCon.
Stephane Hauradou, co-founder and chief technology officer of PLDA Inc., gave me a demo of his USB 3.0 block running in an FPGA with throughput of about 3.5 Gbits/s.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Renesas Electronics Introduces New USB 3.0 Host Controller with 85 Percent Reduced Power Consumption
- Synopsys Showcases Silicon-Proven DesignWare IP Solutions for SuperSpeed USB 3.0, DDR and PCI Express at DesignCon 2010
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Cores for High Bandwidth, Low Power data communication in PCs, Mobiles, SSDs, and other Multimedia Devices.
- Orange Tree announces SuperSpeed USB 3.0 FPGA module
- Synopsys Delivers Industry's First Verification IP for USB Power Delivery 3.0
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration