Analysis: Plug-and-play IP goal remains elusive
(02/09/2009 2:28 AM EST)
SANTA CLARA, Calif.—Intellectual property (IP) was a hot topic at the DesignCon show here last week, with frustration over the quality of IP and business models that are described as immature being knocked more than once.
Users continue to bemoan the dearth of standards and effective quality metrics that they say would help greatly in confidently selecting IP. But several speakers in panel discussions here highlighted reasons why what sounds like a straightforward issue is infinitely more complex. And, many said, the only way to be truly successful in selecting and implementing IP is through deep vendor-customer collaboration.
During a panel on IP selection, an audience member voiced the observation that chips are like the printed circuit boards of yesteryear, with IP cores acting in the role once occupied by standard components. He likened stitching together an SoC using several IP blocks to slapping components onto a pc board to build a system.
But several audience members disagreed, noting that, among other things, standard components can be evaluated by datasheets and performance benchmarking that describe exactly what each device will do. For the most part, the IP business still offers nothing comparable.
E-mail This Article | Printer-Friendly Page |
Related News
- VESA Rolls Out DisplayID Version 2.0 Standard to Optimize Plug-and-Play Connectivity for Leading-Edge Displays
- Vivado Design Suite 2013.3 Accelerates Productivity with Design Methodology, Next Generation Plug-and-Play IP, and Partial Reconfiguration
- Bluespec Delivers Plug-and-Play Library for Algorithm and Datapath Design
- Xilinx Demonstrates Plug-and-Play HDTV Reference Design at CES 2010
- Carbon's Virtual Hardware Models Plug-and-Play With CoWare Platform Architect
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process