English
Viewpoint: Consolidation is all about timing
Norbert Meyer, VP of Strategic Projects, X-Fab
EETimes Europe (02/18/2009 12:42 PM EST)
It's time to shift the thought paradigm from "What fabs do I have today, and how do I fill them?" to "What fab base do I need five years from now and how do I get there?"
An ad campaign a few years ago posed a clear strategy choice: Whether to be wolf or sheep? Most semiconductor companies face a similar decision today: be active in market consolidation or risk being swallowed. Portfolios of half-empty fabs burning cash reduce strategic options and can threaten an IDM’s existence.
Many consolidation strategies are bound to fail. One example is entering the foundry business when the number of underutilized fabs is growing and overall demand is absent. Succeeding in the foundry business requires far more than simply offering fab capacity. Transferring products to other fabs takes too long to achieve a significant impact, if begun under pressure.
EETimes Europe (02/18/2009 12:42 PM EST)
It's time to shift the thought paradigm from "What fabs do I have today, and how do I fill them?" to "What fab base do I need five years from now and how do I get there?"
An ad campaign a few years ago posed a clear strategy choice: Whether to be wolf or sheep? Most semiconductor companies face a similar decision today: be active in market consolidation or risk being swallowed. Portfolios of half-empty fabs burning cash reduce strategic options and can threaten an IDM’s existence.
Many consolidation strategies are bound to fail. One example is entering the foundry business when the number of underutilized fabs is growing and overall demand is absent. Succeeding in the foundry business requires far more than simply offering fab capacity. Transferring products to other fabs takes too long to achieve a significant impact, if begun under pressure.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Viewpoint: Is semiconductor industry consolidation inevitable?
- Realtek Deploys Cadence Tempus Timing Solution to Deliver Working Silicon on N12 Design
- True Circuits Attends 60th Design Automation Conference, Celebrates 25 Years of Timing Excellence
- Tachyum Closes DDR5 Timing at over 6400MT/s Providing Massive Bandwidth for Prodigy Chip
- AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance