Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Test, Packaging & Delivery - Through Partnership, Moortec Offer Total ASIC Solution
Plymouth, UK - Feb 20, 2009 - Moortec have enhanced their Custom Chip offering through partnership and now provide a Total ASIC solution to industry. In addition to IC design, layout and verification Moortec can also manage test solution developments, production testing of wafers and component packaging. This includes devices for application areas such as high speed digital, mixed-signal, RF and data communications. Moortec is well positioned to work with a range of supply-chain partners including leading foundries, assembly houses and test system manufacturers - to ensure successful ASIC delivery.
Moortec, established in 2005, provides high quality analogue and mixed-signal IP blocks for system on chip (SoC) semiconductor devices. Moortec also provide Custom Chip solutions to industry for a wide range of applications. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
|
Related News
- D&R introduces a new version of its IP management platform (IPMS) integrating IP Packaging, IP Delivery and CRM features
- Cortus and Aspen Logic Offer Educational Webinar on Creating ASICs to Enable IoT & M2M Products to Stand Out
- D&R Creates Intellectual Property Packaging and Delivery Platform for Alcatel
- Siroyan to offer "test drive" of high-performance DSP core through Sonics' web-based SOCworks evaluation environment
- Spectral Releases Advanced Quality Assurance & Data Analytics tool to validate advanced node Memory Compilers
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |