NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Massana trots out 200 mips DSP core G.lite chip
![]() |
Massana trots out 200 mips DSP core, G.lite chip
By Darrell Dunn, EBN
October 6, 1999 (3:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG19991006S0045
San Jose -- Massana Inc., a three-year old DSP technology company, has unveiled a licensable DSP coprocessor that provides 200 mips performance. The company introduced the FILU-200 series of DSP coprocessor cores on Wednesday at the Microprocessor Forum here. The FILU-200 is a performance improvement over the company's existing FILU-50 core, which provides 50 mips performance. Massana is also offering the FILU-200 derivative called FILU-DMT, which enables implementation of the G.lite standard for xDSL modems. The Massana coprocessors are designed to handle DSP-intensive functions when combined with any standard RISC processor, said Brian Murray, vice president of engineering for the company. The FILU-200 separates the control and signal flow by implementing signal processing on a dedicated DSP engine and the control on the RISC processor, thereby "hiding" the complexity often associated with using DSPs, Murray said. The FILU-200 inte grates dual ALU and dual MAC execution units, has been licensed to two unnamed companies and is currently being integrated into an SOC design, Murray said. Founded in Dublin, Ireland, in 1996, Massana is in the process of relocating its headquarters to Campbell, Calif. The company said it will retain its primary design efforts in Dublin.
Related News
- Massana Unveils the FILU-DMT, a G.Lite DSP Coprocessor Core That Delivers Lower Silicon Cost than a Complete Chipset
- CEVA Announces DSP and Voice Neural Networks Integration with TensorFlow Lite for Microcontrollers
- Imagination rolls out new 'Heterogeneous Inside & Out' MIPS CPU
- Look out ARM, Intel, here comes MIPS - again
- Next acquisition target for MIPS: DSP core?
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |