Design & Reuse

Agile Analog announces deal with tier 1 US customer for agileSecureanti-tamper IP on TSMC N4P

Sept. 10, 2025 – 

Including new electromagnetic sensor to increase tamper detection capabilities

Cambridge, UK. Agile Analog, the customizable analog IP company, has announced a significant agreement with a major US tier 1 repeat customer, to deliver its agileSecure suite of anti-tamper IP on the TSMC N4P process node, including its new electromagnetic sensor.

The agileSecure portfolio of anti-tamper IP is designed to protect Systems-on-Chips (SoCs) and addresses a critical industry need for robust hardware-level security, particularly for devices operating in sensitive applications on advanced process nodes.

According to Chris Morrison, VP Product Marketing at Agile Analog: "Hardware-based attacks are becoming increasingly sophisticated, making robust anti-tamper measures essential for any device handling sensitive data. With agileSecure, we are bringing together our customizable, multi-process anti-tamper IP with our new EMFI Sensor. This full suite of tamper detection and tamper prevention tools creates a powerful defense against physical security attacks and strengthens Agile Analog's position as a leader in on-chip security.”

Agile Analog’s tamper detection IP is a comprehensive collection of monitors designed to detect a wide variety of physical and side-channel attacks. The launch of the agileEMSensor, which detects Electro-Magnetic Fault Injection (EMFI) attacks, provides protection against one of the most complex physical attack routes, complementing the company's existing tamper detection offerings that guard against voltage, clock and temperature attacks.

Agile Analog’s range of tamper detection IP includes:

. agileVGLITCH: Voltage Glitch Detector

. agileCAM: Clock Attack Monitor

. agileTSENSE_D: Digital Output Temperature Sensor

. agileEMSensor: Electro-Magnetic Fault Injection (EMFI) Detector

In addition to the tamper detection IP, providing enhanced protection over existing digital solutions for secure enclaves and Root of Trust (RoT) systems, the agileSecure portfolio includes a range of tamper prevention IP. This set of IP includes an internally biased LDO, bandgap reference and oscillator, as well as Power-on-reset and Power-ok circuits to further secure critical circuitry from external attack.

Chris Morrison continues: “Our deal with a major US-based tier 1 customer to provide all of our tamper detection IP and a selection of our tamper prevention IP on the TSMC N4P process node for their next generation communications SoC, highlights the importance of these agileSecure solutions, especially on the most advanced process nodes. This delivery also includes our agilePMON process aging monitor IP and agileADC IP, a 12-bit analog-to-digital converter, confirming the crucial role of resilient analog IP in securing next-generation designs." 

The Agile Analog team will be at the TSMC NA OIP Ecosystem Forum in Santa Clara on 24th September and the GlobalFoundries Technology Summit in Munich on 15th October. If you are attending these events you can set up a meeting in advance here.

About Agile Analog

Agile Analog is transforming the world of analog IP with Composa™, its innovative, highly configurable, multi-process analog IP technology. Headquartered in Cambridge, UK, with a growing number of customers across the globe, Agile Analog has developed a unique way to automatically generate analog IP that meet the customer’s exact specifications, for any foundry and on any process, from legacy nodes right up to the leading edge.

The company provides a wide-range of novel analog IP and subsystems for data conversion, power management, IC monitoring, security and always-on IP, with applications including; data centers/HPC, IoT, AI and security. The digitally wrapped and verified solutions can be seamlessly integrated, significantly reducing complexity, time and costs, helping to accelerate innovation in semiconductor design. For more information visit: www.agileanalog.com