MIPS Technologies Announces Multi-Core Milestone
First Company to Certify Multi-Core System on EEMBC® MultiBench™ Benchmark Software
MOUNTAIN VIEW, Calif. - March 11, 2009 - MIPS Technologies, Inc. (NasdaqGS: MIPS), a leading provider of industry-standard architectures, processors and analog IP for digital consumer, home networking, wireless, communications and business applications, today announced that it is the first company to certify a multi-core system on EEMBC® MultiBenchTM benchmark software. MIPS certified its MIPS32® 1004KTM Coherent Processing System (CPS), the industry's first multi-threaded multiprocessor IP core, assuring customers of the core's high performance for a wide range of embedded applications.
MultiBench is a suite of embedded benchmarks that allows processor and system designers to analyze, test, and improve multi-core architectures and platforms. It is a straightforward analysis tool that measures real-life workloads across numerous applications, enabling companies to compare the performance of embedded platforms and aid in software development. With the latest release, the new EEMBC MultiBench 1.0e-announced separately by EEMBC today-the software becomes a true industry-standard benchmarking tool available for certification.
"As multi-core technologies continue to proliferate, the industry needs true, meaningful measures of performance that demonstrate scalability and help to flush out bottlenecks," said EEMBC President Markus Levy. "MIPS Technologies has taken the early initiative in certifying its multi-core product on this first official release of MultiBench, thereby assuring its customers of the integrity and repeatability of its performance claims."
"At MIPS we have already been leveraging MultiBench internally, and we are pleased that EEMBC is now making the benchmark available as an industry standard," said Mark Throndson, director of marketing, MIPS Technologies. "The numbers we have achieved demonstrate the performance benefits of the combination of multi-threading and multiprocessing, scaling well from one to several cores. At the upcoming Multicore Expo, I will present the latest performance data on a variety of EEMBC MultiBench benchmarks."
The Multicore Expo will be held at the Santa Clara Convention Center in Santa Clara, Calif., March 16 - 19, 2009. Mr. Throndson's presentation, "Scaling Performance on One Architecture Running Under Linux," will take place on Tuesday, March 17, at 3:40 p.m. Pacific. For more information, visit www.multicore-expo.com.
MIPS Technologies' 1004K CPS provides among the best performance efficiency and configurability in a multiprocessing system-up to four single- or multi-threaded processors integrated with advanced system coherency. The 1004K CPS helps lower SoC development costs since for many applications, fewer processors are needed than with other multiprocessor solutions. Multi-threading in each CPU provides significant performance gains over single-threaded multiprocessor offerings. The 1004K CPS is available in two versions: the 1004KcTM using integer cores, and the 1004KfTM with a floating point unit in each core.
About EEMBC
EEMBC, the Embedded Microprocessor Benchmark Consortium develops benchmark software that helps processor architects and embedded system designers better understand the capabilities of embedded microprocessors and the systems in which they are used. Currently available benchmark software allows users to predict unicore and multicore processor performance and its associated energy cost in digital entertainment, digital imaging, networking, and office automation applications. Additional suites address automotive, embedded Java, and telecom applications. The consortium's operations include an EEMBC Technology Center that provides a full range of benchmarking and benchmark score certification services in addition to serving as EEMBC's R&D center for benchmark software development.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NasdaqGS: MIPS) is the world's second largest semiconductor design IP company and the number one analog IP company worldwide. With more than 250 customers around the globe, MIPS Technologies is the only company that provides a combined portfolio of processors, analog IP and software tools for the embedded market. The company powers some of the world's most popular products for the digital entertainment, home networking, wireless, and portable media markets-including broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Mountain View, California, with offices worldwide. For more information, contact (650) 567-5000 or visit www.mips.com.
|
Related News
- MIPS processor cores power Ceragon Networks' next generation multi-core packet radio
- Mentor Graphics and First Silicon Solutions - FS2 - Announce Integrated Tools for MIPS 4KE Family Multi-Core Development
- Socionext Announces Collaboration with Arm and TSMC on 2nm Multi-Core Leading CPU Chiplet Development
- Semidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnect
- Think Silicon Announces a New Scalable Multi-Core GPU Product Suite with Extended Graphics and Video Functionality
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |