Full debugging features at the lowest silicon cost with Dolphin Integration 16-bit microcontroller thanks to the innovative Virtual Clone
Its extremely low-cost Virtual Clone debugger is now proposed with the Flip80251 Typhoon, the new generation of 8051 upward compatible 16-bit microcontroller core.
The Virtual Clone package consists in a simple USB to JTAG adaptor which links a popular Software Development Kit running on a PC with the FPGA or the SoC embedding the 16-bit Flip80251 Typhoon and its unique “Processor Open Clone”, the POC peripheral.
“The POC squeezes into the SoC such a small silicon area, less than 0.012 mm2 at 0.18 µm,” explains Aurélie DESCOMBES, Product Manager for Microcontrollers at Dolphin, “that emulation and debugging features can be maintained inside without impacting its fabrication cost.”
In the case of a mixed signal SoC, such a flexibility is appraised by developers of software application: they can debug their program in the real SoC environment, i.e. with all analog peripherals active.
SoC integrators looking for a powerful and low-power core truly increasing the competitiveness of their SoC, can now benefit from a double chance: ultra small silicon area with a full and powerful set of debugging features.
For more data on the Virtual Clone and the set of debugging features, click here or contact Aurélie Descombes: logic@dolphin.fr
|
Dolphin Design Hot IP
Retention Alternative Regulator, combines high efficiency in normal mode and ult ...
Low frequency XTAL oscillator optimized for low power
Capacitor-less 106 dB dynamic range ADC with low power mode and ultra low latenc ...
Always-on Voice Activity Detection interfacing with analog microphones.
Ultra-low power always-ready MCU sub-system architecture
Related News
- BIRD Owl, the new real-time debugging solution for the 16-bit microcontrollers, from Dolphin Integration
- Minimizing BoM cost and silicon area thanks to Dolphin Integration's iLR-LaDiable capless regulator
- Dolphin Integration: The first 16-bit MCU core 8051 upward compatible, achieving 0.4 DMIPS/MHz
- Save time during the evaluation of silicon IPs thanks to MyDolphin
- Dolphin Integration helps reducing BoM cost of IoT circuits thanks to a Panoply of Over Voltage regulators
Breaking News
- Edge AI company AlphaICs raises $8 million in funding round led by Emerald Technology Ventures and Endiya Partners
- CXL gathers speed with 2.0 spec
- USB 4.0, USB 3.2, USB 3.0, USB 2.0 Silicon Proven PHYs in TSMC, UMC & SMIC Foundries available from T2MIP
- 2020 Activities, Outlook for 2021 & Update of the Financial Objectives: Kalray Aims to Become a European Champion in Intelligent Processors
- Avery Design Announces CXL 2.0 VIP
Most Popular
- Avery Design Announces CXL 2.0 VIP
- Imperas Leads The RISC-V Processor Verification Ecosystem
- 2020 Activities, Outlook for 2021 & Update of the Financial Objectives: Kalray Aims to Become a European Champion in Intelligent Processors
- Industry R&D Spending To Rise 4% After Hitting Record in 2020
- KeyASIC Inked Technologies and IP Deal of RM21Mil
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |