Synopsys Announces Yield Explorer - Design-Centric Yield Management for Product Engineering Teams
Yield Explorer Demonstrates 10x Faster Volume Diagnostics Analysis with a Single Data-Bank for Design, Fab and Test Data to Identify the Source of Yield Loss
SAN JOSE, Calif. -- March 16, 2009 -- ISQED CONFERENCE -- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today introduced Yield Explorer, a new yield management product that expedites the discovery and mitigation of yield limiters in leading-edge integrated circuits. When compared with traditional methods, Yield Explorer can accelerate the first-silicon debug time by an order of magnitude. Establishing seamless connectivity between design, simulation, manufacturing and test domains, Yield Explorer enables superior return on investment (ROI) by minimizing design re-spin through rapid and comprehensive capture of design-process-test interactions causing low yield.
Traditional yield management methods are centered on wafer and die-level data and do not offer an easy connection to design. These methods are also inadequate for leading- edge technology nodes due to the systematic yield limiters originating in design-process-test interaction. Users have been forced to devise lengthy, manual workarounds to move data between yield management and EDA tools.
"Yield Explorer enabled us to achieve a tenfold improvement in time to results when investigating the causes of test failures using our volume diagnostics approach," said Davide Appello, DfX technologies senior expert, at STMicroelectronics. "With Yield Explorer, we were able to rapidly isolate, prioritize and correct the significant design issues within the first batch of product chips. This helped us reach higher yields immediately on the next design spin. Additionally, Yield Explorer also allowed accurate electrical defectivity monitoring, which is a key enabler for prediction of quality excursions for our automotive products."
Yield Explorer offers several novel approaches to enable fast interactive analysis for yield engineers dealing with systematic yield limiters. The GUI is uniquely structured around a layout viewer for easy superposition of test failures on the corresponding layers of physical design. In addition to the wide range of analytical functions, users also benefit from the industry standard Tcl scripting environment built into the GUI. This environment can accommodate very large volumes of data with customer-specific data naming and content requirements. Its dynamically extendable data model provides a way of assimilating new types and formats of data without any loss of information or efficiency.
"The nanometer node yield challenges are largely a result of complex marginalities in the interaction between design, process and test. Our customers, fabless and IDM alike have stressed the need for bringing design information into yield analysis," said Howard Ko, senior vice president and general manager of the Silicon Engineering Group at Synopsys. "Yield Explorer is the only yield management tool that links all aspects of the design, manufacturing and test flows into a single data-bank. We are confident that Yield Explorer will impart far greater effectiveness and efficiency to the product engineering efforts across our wide customer base."
For more information on Yield Explorer, ckick here
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Samsung Accelerates New Product Ramp for 7nm Technology Node Using Synopsys' Yield Explorer
- Synopsys Announces Adoption of its TetraMAX ATPG and Yield Explorer Tools by STMicroelectronics as Essential Enablers of Rapid Yield Ramp
- Synopsys Advances Silicon Lifecycle Management to Accelerate Data Transport and Significantly Reduce Test Time
- Synopsys DesignWare PVT Subsystem Drives Performance, Power and Silicon Lifecycle Management on TSMC's N3 Process Technology
- Synopsys to Enable New Levels of Insight into SoC Designs and Systems with Industry's First Silicon Lifecycle Management Platform
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |