English
Mentor and NXP Achieve Major Milestone in Silicon Test Partnership
WILSONVILLE, Ore., March 26, 2009 – Mentor Graphics Corporation (NASDAQ: MENT) today announced that Mentor and NXP have reached a major milestone in the IC manufacturing test and yield analysis partnership announced last April. A manufacturing test flow that integrates the Mentor TestKompress® ATPG product has been released to NXP designers worldwide following a comprehensive development, integration and qualification project. The new flow is designed to meet NXP's requirements for test quality and provides the highest pattern compression available.
“This is the culmination of nearly eight months of close cooperation between NXP and the Mentor Consulting Division and DFT product teams, and demonstrates exactly the kind of mutual benefits we anticipated when we entered into the agreement,” said René Penning de Vries, senior vice president and chief technical officer, NXP Semiconductors. “Having met all the qualification criteria set out by NXP, our developers are confident that this flow will meet all their test requirements. In addition, NXP can now enjoy the benefits of a commercially supported environment with an aggressive technology roadmap.”
“This partnership works because we have a common vision of test requirements and technologies, and a huge mutual respect for our respective technical skills and experience,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “We’re looking forward to new projects and an expanding relationship to meet the future challenges of advanced silicon testing.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
“This is the culmination of nearly eight months of close cooperation between NXP and the Mentor Consulting Division and DFT product teams, and demonstrates exactly the kind of mutual benefits we anticipated when we entered into the agreement,” said René Penning de Vries, senior vice president and chief technical officer, NXP Semiconductors. “Having met all the qualification criteria set out by NXP, our developers are confident that this flow will meet all their test requirements. In addition, NXP can now enjoy the benefits of a commercially supported environment with an aggressive technology roadmap.”
“This partnership works because we have a common vision of test requirements and technologies, and a huge mutual respect for our respective technical skills and experience,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “We’re looking forward to new projects and an expanding relationship to meet the future challenges of advanced silicon testing.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
||||||
Related News
- Mentor Graphics Veloce Emulation Platform Allows Inuitive to Achieve First-Pass Silicon Success
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
- Mentor Graphics Outlines Strategy to Unify Silicon Test and Yield Analysis
- UMC Qualifies Comprehensive Mentor Graphics Silicon Test Suite for its 65nm and 40nm IC Reference Flows
- Synopsys Advances Silicon Lifecycle Management to Accelerate Data Transport and Significantly Reduce Test Time
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
|
E-mail This Article | 
|
|
Printer-Friendly Page |