Synopsys Selected by Marvell as Its Primary EDA Partner
Expanded Business Agreement Aimed at Increasing Design Efficiency
MOUNTAIN VIEW, Calif. -- April 7, 2009-- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today announced that Marvell, a leader in the development of storage, communications and consumer silicon solutions, has signed an expanded business agreement to establish Synopsys as its primary EDA partner. Marvell chose Synopsys because of its broad product portfolio and its ability to help Marvell meet aggressive product schedules by consistently delivering a proven flow and providing outstanding global support.
"The foundation for Marvell's growth as a leader in today's highly competitive semiconductor industry is the development of breakthrough technology combined with dedication to customers and consistent delivery of high quality products," said Dr. Pantas Sutardja, chief technology officer at Marvell. "During the last three years, we have deployed a broad set of Synopsys technology solutions to tape-out multiple 90- and 65-nanometer production designs."
The latest agreement between the two companies expands Marvell's use of solutions across Synopsys' portfolio. These products include Synopsys' Galaxy design platform featuring IC Compiler place-and-route technology, Design Compiler® synthesis, DFTMax test synthesis, TetraMAX® automatic test pattern generation, PrimeTime® timing analysis, and Star-RCXT™ parasitic extraction; Synopsys' Discovery verification platform featuring the VCS®, HSPICE® and CustomSim simulators for analog and digital verification; DesignWare® library; the Synplicity® FPGA design solution; and System level design featuring Innovator virtual platform and DesignWare System-level libraries.
"In the current economic climate, leading semiconductor companies are focusing on improving operational efficiency worldwide and reinforcing their long-term financial strength," said Chi-Foon Chan, president and chief operating officer at Synopsys. "Synopsys values the relationship with Marvell that has resulted in several silicon solutions for mobile, desktop, enterprise and consumer markets. This collaboration is intended to increase Marvell's R&D productivity by using the Synopsys implementation and AMS verification solution that will help them meet aggressive design schedules."
About Synopsys
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Tundra Semiconductor Selects Synopsys as Its Primary EDA Partner
- TSMC Recognizes Synopsys Collaboration with Four OIP Partner of the Year Awards for IP and EDA Solutions
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Synopsys Selected as TSMC's 2013 "Interface IP Partner of the Year" for Fourth Consecutive Year
- Toshiba Selects Synopsys as Its Key EDA Partner
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |