Priva Technologies Integrates Synopsys Galaxy Custom Designer Solution Into SoC Design Flow
MOUNTAIN VIEW, Calif. --, April 13, 2009 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Priva Technologies, Inc. has adopted Synopsys' Galaxy Custom Designer(TM) custom implementation solution to design its next-generation security system-on-chip (SoC) integrated circuits (ICs). As a supplier of advanced authentication technologies and transaction processing solutions that integrate high-performance processing, biometric interfaces, tamper-resistant design, and wireless communication, Priva needed a modern-era analog/mixed-signal (AMS) design solution that could integrate easily into its SoC design flow and offer proven productivity enhancements.
"To increase productivity on our next-generation IC designs, we needed a modern AMS solution with the flexibility to easily integrate into our security-based SoC design flow," said Jeff Berkman, CTO for Priva Technologies. "Migrating our legacy data into Custom Designer was fast and accurate. The design team found using Custom Designer to be intuitive to use and quickly started taking advantage of the enhanced feature set."
Built from the ground up, Custom Designer was architected for productivity. Key modules include a schematic editor featuring on-canvas editing and dynamic net highlighting. The simulation environment provides a common use model allowing access to Synopsys simulators, including the HSPICE(R) and CustomSim(TM) circuit simulation solutions and the WaveView Analyzer tool. The layout editor features a real-time preview of P-cell parameter changes, and the results from Synopsys' Hercules(TM) DRC/LVS and Star-RCXT(TM) parasitic extraction tools are dynamically available within Custom Designer. In addition, Custom Designer enables complete data transparency with Synopsys' IC Compiler physical implementation solution, allowing the exchange of vital information during floorplanning, placement, routing and final chip editing to reduce time-consuming design iterations.
"We are working closely with companies like Priva to enable them to leverage Custom Designer's full range of capabilities to achieve higher performance and productivity, and to help them realize a competitive advantage," said Bijan Kiani, vice president of Product Marketing at Synopsys. "Priva's successful deployment of Custom Designer in their design flow underscores Synopsys' commitment to help designers address AMS design challenges with efficiency."
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Delivers Unified Solution for Digital and Custom SoC Designs
- IC Manage Announces Global Design Data Management for Synopsys' Galaxy Custom Designer Solution
- Synopsys Continues Galaxy Custom Designer Momentum with 2009.06 Release
- Creative Chips Adopts Synopsys' Galaxy Custom Designer Mixed-Signal Implementation Solution
- Synopsys Enters Mixed-Signal Implementation Market With Galaxy Custom Designer
Breaking News
- Arm Total Design Ignites Growing Ecosystem of Arm-based Silicon for a Sustainable AI Datacenter
- Codasip unveils versatile automotive-grade embedded RISC-V core
- Arteris Network-on-Chip Tiling Innovation Accelerates Semiconductor Designs for AI Applications
- CEA-Leti Launches OpenTRNG, an Open-Source Project For True Random Number Generators Using Ring-Oscillator-Based Architectures
- Agile Analog announces MoU to support new Southern Taiwan IC Design Industry
Most Popular
- September foundry sales: a tale of differing fortunes
- Intel, TSMC to detail 2nm processes at IEDM
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
E-mail This Article | Printer-Friendly Page |