Ultra-low power 32 kHz RC oscillator designed in GlobalFoundries 22FDX
IP Cores, Inc. Announces Ultracompact Version of Kasumi Cipher for 3G Devices
Palo Alto, California -- April 14, 2009 -- IP Cores, Inc. has announced availability of a version of the Kasumi cipher with very low gate count and power consumption. Along with the ultracompact AES cipher, this core can be used in the new mobile communication devices for 3G networks.
"Innovative design decisions allowed us today to offer to our customers a Kasumi cryptographic core that is about two times smaller than the cores currently on the market," said Dmitri Varsanofiev, CTO of IP Cores. "In the encryption field, power consumption is typically proportional to the number of gates, so this core produces substantial power savings in battery-operated designs."
Ultracompact Encryption Core
The modern mobile data communications standardized through 3GPP typically use for encryption one of the three ciphers: Advanced Encryption Standard (AES), Snow 3G, or Kasumi.
Kasumi block cipher (also known as A5/3) had been designed by SAGE and is used in the f8 and f9 algorithms of the 3GPP data interface. The KSM1 core by IP Cores, Inc. implements the Kasumi encryption algorithm and utilizes only 5.5K gates in a typical 65 nm ASIC process. KSM1 datasheet is available on the IP Cores, Inc. Web site at www.ipcores.com/images/Kasumi.pdf .
For more information about IP Cores, Inc.’ product line, please visit www.ipcores.com .
About IP Cores, Inc.
IP Cores is a rapidly growing company in the field of security and DSP IP cores. Founded 4 years ago, the company provides IP cores for communications and storage fields, including AES-based ECB/CBC/OCB/CFB, AES-GCM and AES-XTS cores, flow-through AES/CCM cores with header parsing for IEEE 802.11 (WiFi), 802.16e (WiMAX), 802.15.3 (MBOA), 802.15.4 (Zigbee), public-key accelerators for RSA and elliptic curve cryptography (ECC), cryptographically secure pseudo-random number generators (CS PRNG), lossless data compression cores as well as low-latency fixed and floating-point FFT, IFFT, and Viterbi detector cores.
|
IP Cores, Inc. Hot IP
Related News
- IP Cores, Inc. Announces an Ultracompact Version of the Snow 3G Cipher for 3GPP LTE
- Rockchip Debuts Intel Jointly-Developed Game-Changing 3G Processor for Android Devices
- Broadcom Introduces 65nm 3G HSPA Chipset Solution to Enable High-Speed, Low Cost Smartphone Devices
- Renesas Technology Selects ARM Processors For 3G Mobile Phone and Consumer Devices
- Pirelli Chooses Altera Stratix GX Devices for Radio-Over-Fiber 3G Network Solution
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |