Synopsys Introduces Lower Power, High-Performance Architecture for AMBA 3 AXI On-Chip Interconnect
MOUNTAIN VIEW, Calif. -- April 15, 2009 -- Synopsys, Inc. , a world leader in software and IP for semiconductor design and manufacturing, today announced that it has enhanced its DesignWare® IP for the ARM® AMBA® 3 AXI™ interconnect with the industry's first hybrid architecture implementation, enabling dedicated high-performance and shared low-performance channels to be combined within a single AMBA 3 AXI on-chip interconnect. This new architecture, available in synthesizable source RTL, allows designers to configure the bus fabric to eliminate unnecessary logic within the design, thereby reducing area, power consumption, and overall routing congestion. The hybrid architecture is ideal for system-on-chip (SoC) designs that use a native AMBA 3 AXI interconnect. It also reduces the area impact for SoC designs transitioning from an AMBA 2.0 AHB™ to an AMBA 3 AXI-based architecture.
As demands on system performance continue to increase, the effective control of bandwidth allocation for SoC peripherals becomes increasingly important. The bandwidth requirements for each master-to-slave link within a system can vary widely. Traditional off-the-shelf bus architectures consist of either a single shared bus that services all master and slave devices, or dedicated buses that service specific master and slave devices. These bus architectures do not give designers the ability to configure the interconnect to accommodate individual component requirements. The new hybrid architecture implemented in the DesignWare IP for the AMBA 3 AXI interconnect provides designers with a choice of connecting the master-to-slave link through either a shared or dedicated bus within a single AMBA 3 AXI on-chip bus interconnect. This flexibility helps designers reduce the number of dedicated buses and wires in the system, alleviating routing congestion, minimizing area and lowering power consumption. Furthermore, the architecture eases timing closure by allowing for greater control of the critical paths throughout the bus interconnect.
In a recent case study using the Galaxy™ Implementation Platform, Synopsys configured the DesignWare IP for AMBA 3 AXI interconnect fabric consisting of 10 master and 10 slave ports. The hybrid architecture allows the low bandwidth master-slave links of the dedicated bus to be replaced with a shared bus, while keeping the high-bandwidth master-slave links as dedicated buses. With this implementation, Synopsys was able to reduce the number of wires by 52 percent, area by 30 percent, and power consumption by 30 percent when compared with Synopsys' traditional DesignWare IP for the AMBA 3 AXI interconnect fabric without the hybrid architecture.
The hybrid architecture has been verified using Synopsys DesignWare Verification IP for the AMBA 3 AXI interconnect, which has earned the ARM AMBA 3 Assured™ logo certification. Certification lowers integration risk and gives designers confidence that their AMBA 3 AXI interconnect-based designs using the DesignWare IP will accurately adhere to the AMBA 3 AXI protocol specifications as defined by ARM. The DesignWare IP for the AMBA 3 AXI interconnect provides internal piping options, allowing designers to balance the operating frequency and latency requirements without incurring a throughput penalty.
"The AMBA 3 AXI protocol is one of the most popular on-chip interconnects for high performance SoCs, and Synopsys' new hybrid architecture will help extend the use of this interconnect into next-generation applications with improved performance and area," said John Koeter, vice president of marketing for the Solutions Group at Synopsys. "As designers migrate to the high- performance AMBA 3 AXI on-chip interconnect, they can rely on Synopsys' established history in providing high-quality, silicon-proven AMBA IP to help them efficiently deliver advanced SoCs."
The hybrid architecture in the DesignWare IP for the AMBA 3 AXI interconnect is available now to early adopters. The IP is provided in synthesizable source RTL, as part of Synopsys' broad portfolio of comprehensive, silicon-proven IP solutions for the most widely used standards- based interfaces such as PCI Express, USB, DDR, SATA and Ethernet. General availability is scheduled for Q3 2009. For more information on DesignWare IP for the AMBA 3 AXI interconnect, please visit: http://www.synopsys.com/amba/.
About DesignWare IP
Synopsys offers a broad portfolio of high-quality, silicon-proven digital, mixed-signal and verification IP for system-on-chip designs. As a leading provider of connectivity IP, Synopsys delivers the industry's most comprehensive solutions for widely used protocols such as USB, PCI Express, SATA, Ethernet and DDR. In addition to connectivity IP, Synopsys offers SystemC transaction-level models to build virtual platforms for rapid, pre- silicon development of software. With a robust IP development methodology, extensive investment in quality and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware.
Synopsys, Inc. is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to- silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Search Silicon IP
Search Verification IP
Synopsys, Inc. Hot Verification IP
- Broadcom Licenses ARM High-Performance AMBA 3 AXI Interconnect Technology
- ARM Announces AMBA 3 AXI Design Tools And Fabric IP For High-Performance, Power-Efficient SoC Designs
- Synopsys' New Designware Bridge IP for PCI Express to AMBA 3 AXI Connects Two High-Performance Domains
- Altair Semiconductor Licenses Sonics' On-Chip Networks for Ultra-Low Power, High-Performance 4G Processors
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Are Chiplets Enough to Save Moore's Law?
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
- Nanusens announces that it can now create ASICs with embedded sensors
- Intel Foundry Services Ushers in a New Era
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- MediaTek Partners With NVIDIA to Provide Full-Scale Product Roadmap to the Automotive Industry
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
|E-mail This Article||Printer-Friendly Page|